A Novel FPGA Accelerator Design for Real-Time and Ultra-Low Power Deep Convolutional Neural Networks Compared With Titan X GPU
Convolutional neural networks (CNNs) based deep learning algorithms require high data flow and computational intensity. For real-time industrial applications, they need to overcome challenges such as high data bandwidth requirement and power consumption on hardware platforms. In this work, we have a...
Main Authors: | Shuai Li, Yukui Luo, Kuangyuan Sun, Nandakishor Yadav, Kyuwon Ken Choi |
---|---|
Format: | Article |
Language: | English |
Published: |
IEEE
2020-01-01
|
Series: | IEEE Access |
Subjects: | |
Online Access: | https://ieeexplore.ieee.org/document/9108269/ |
Similar Items
-
Novel CNN-Based AP2D-Net Accelerator: An Area and Power Efficient Solution for Real-Time Applications on Mobile FPGA
by: Shuai Li, et al.
Published: (2020-05-01) -
Parallel accelerator design for convolutional neural networks based on FPGA
by: Wang Ting, et al.
Published: (2021-02-01) -
Design of FPGA Accelerator Architecture for Convolutional Neural Network
by: LI Bingjian, QIN Guoxuan, ZHU Shaojie, PEI Zhihui
Published: (2020-03-01) -
High performance IIR filter implementation on FPGA
by: Debarshi Datta, et al.
Published: (2021-01-01) -
An FPGA-Based LSTM Acceleration Engine for Deep Learning Frameworks
by: Dazhong He, et al.
Published: (2021-03-01)