Design Time Optimization for Hardware Watermarking Protection of HDL Designs
HDL-level design offers important advantages for the application of watermarking to IP cores, but its complexity also requires tools automating these watermarking algorithms. A new tool for signature distribution through combinational logic is proposed in this work. IPP@HDL, a previously proposed hi...
Main Authors: | E. Castillo, D. P. Morales, A. García, L. Parrilla, E. Todorovich, U. Meyer-Baese |
---|---|
Format: | Article |
Language: | English |
Published: |
Hindawi Limited
2015-01-01
|
Series: | The Scientific World Journal |
Online Access: | http://dx.doi.org/10.1155/2015/752969 |
Similar Items
-
Watermarking HDL Codes for Soft IP Protection
by: Chun-Rong Wu, et al.
Published: (2008) -
Hardware design based on Verilog HDL
by: Pace, Gordon G.
Published: (1998) -
Design and implementation of embedded hardware accelerator for diagnosing HDL-CODE in assertion-based verification environment
by: C. U. Ngene
Published: (2013-08-01) -
Design and Implementation of JPEG2000 Hardware Architecture and Digital Watermark System
by: Lian-Tsung Tsai, et al.
Published: (2004) -
A SURVEY OF HARDWARE WATERMARKING FOR PROGRAMMABLE LOGIC DEVICES PROTECTION
by: V. V. Sergeichik, et al.
Published: (2016-09-01)