Sigma Delta Modulation Based Ternary FIR Filter Mapping on FPGA
In this paper single-bit SDM (Sigma Delta Modulation) based TFF (Ternary FIR Filter) with balanced ternary coefficients (i.e. -1/0/+1) has been mapped on small commercially available FPGAs (Field Programmable Gate Arrays). Filter coefficients were obtained using second order sigma delta modulator...
Main Authors: | Tayabuddin Memon, Bhawani Shankar Chowdhry, Khalil-Ur-Rahman Dayo |
---|---|
Format: | Article |
Language: | English |
Published: |
Mehran University of Engineering and Technology
2011-07-01
|
Series: | Mehran University Research Journal of Engineering and Technology |
Subjects: | |
Online Access: | http://publications.muet.edu.pk/research_papers/pdf/pdf133.pdf |
Similar Items
-
Ternary and Multi-Bit FIR Filter Area-Performance Tradeoffs in FPGA
by: Khalil-Ur-Rahman Dayo, et al.
Published: (2013-01-01) -
Efficient Implementation of Ternary SDM Filters using
State-of-the-Art FPGA
by: Tayabuddin Memon, et al.
Published: (2011-04-01) -
Realizing Ternary Logic in FPGAs for SWL DSP Systems
by: Tayeb Din, et al.
Published: (2013-07-01) -
Design and Implementation of Decimation Filter for 13-bit Sigma-Delta ADC Based on FPGA
by: Khalid Khaleel Mohammed, et al.
Published: (2016-10-01) -
Λογισμικό παραγωγής αποδοτικών VHDL περιγραφών FIR φίλτρων για συστήματα wireless LAN
by: Καινούργιος, Σωτήριος
Published: (2007)