Fault analysis in VLSI digital circuits
博士 === 國立交通大學 === 電子研究所 === 79 ===
Main Authors: | CHEN, ZHU-YI, 陳竹一 |
---|---|
Other Authors: | LI, CHONG-REN |
Format: | Others |
Language: | zh-TW |
Published: |
1990
|
Online Access: | http://ndltd.ncl.edu.tw/handle/49726334264232179773 |
Similar Items
-
ACCEPT:a fault simulater for VLSI digital circuits
by: CHEN, MING-DE, et al.
Published: (1988) -
Testing signal integrity faults in VLSI circuits.
Published: (2011) -
Routability Analysis of VLSI Circuits
by: Jing-Huei Chen, et al.
Published: (2002) -
Optimising fault modelling and test development for VLSI analogue circuits
by: Besnard, SteÌphane Claude Louis
Published: (2001) -
Macromodeling and optimization of digital MOS VLSI circuits
by: Matson, Mark Douglas
Published: (2005)