Back gate bias effect on the subthreshold behavior and the switching performance in an ultra-thin SOI CMOS inverter operating at 77K
碩士 === 國立臺灣大學 === 電機工程研究所 === 80 ===
Main Authors: | LI, WEI-JUN, 李偉儁 |
---|---|
Other Authors: | GUO, ZHENG-BANG |
Format: | Others |
Language: | en_US |
Published: |
1992
|
Online Access: | http://ndltd.ncl.edu.tw/handle/34440469791188608296 |
Similar Items
-
Analysis of the subthreshold CMOS logic inverter
by: Sherif M. Sharroush
Published: (2018-12-01) -
Back-Gate Bias Control on Subthreshold Circuit Mismatch and its Physical Model
by: Kuei-Hung Tseng, et al.
Published: (2006) -
Subthreshold Behavior Analysis for Fully-Depleted Surrounding-Gate SOI MOSFET’s
by: W.C. Chuang, et al.
Published: (2005) -
The Investigation on Subthreshold Behavior Model for Tri-material Gate-Stack SOI MOSFETs
by: Jia-Jiang He, et al.
Published: (2009) -
The Back-Gate Forward Biasing and Switched Source Impedance Techniques for High Performance CMOS Digital Circuits
by: Hsing-Pang Lu, et al.
Published: (1995)