Testing and Built-in Self Test Methodology of Partially Scanned MCM Interconnects
碩士 === 國立中央大學 === 電機工程研究所 === 83 === In this thesis, we will present syndrome test for partially scanned MCM. We will do a detail mathematical analysis of syndro me testing. There are two issues in syndrome testing, one is tes t hardware structure another...
Main Authors: | Huang,Shih-Hsien, 黃世賢 |
---|---|
Other Authors: | Su,Chau-Chin |
Format: | Others |
Language: | zh-TW |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/78032581382224678611 |
Similar Items
-
An IDDQ Based Built-in Concurrent Test Techique for Interconnects in a Boundary Scan Environment
by: Kychin Hwang, et al.
Published: (1994) -
Built-In Self-Test of FPGA Interconnect Delay Faults
by: Chun-Chieh Wang, et al.
Published: (2004) -
Partial-scan based build-in self-test
by: Huang, Jun Jie, et al.
Published: (1996) -
Partial-Scan Based Build-In Self-Test
by: Chun-Jieh Huang, et al.
Published: (1996) -
Interconnection analysis for MCM's package
by: Ye, Jia You, et al.
Published: (1994)