Chip implementation of a processor for multiple neural networks models
碩士 === 國立臺灣大學 === 電機工程學研究所 === 83 ===
Main Authors: | Xie, Zhuo Guang, 謝卓光 |
---|---|
Other Authors: | Que, Zhi Da |
Format: | Others |
Language: | zh-TW |
Published: |
1995
|
Online Access: | http://ndltd.ncl.edu.tw/handle/47200716472325216283 |
Similar Items
-
The Chip Design of Reconfigurable Back Propagation Neural Network Processor
by: Tian-Chuan Kuo, et al.
Published: (2009) -
Design and Implementation of Convolutional Neural Network Processor
by: Yu, Ren-Xuan, et al.
Published: (2016) -
Design of On-chip Multi-Processor and its Verification Model
by: Guang-Huei Lin, et al.
Published: (2009) -
The Design and Implementation of a Network-on-chip Based Multi-core Processor Simulator
by: Kai-Fong Chou, et al.
Published: (2007) -
Design and Implementation of a Quantum Boolean Processor
by: Sian-Guang Yang, et al.
Published: (2009)