VLSI Implementation and IP Design for Advanced Encryption Standard
碩士 === 國立東華大學 === 資訊工程學系 === 89 === In this thesis, a novel VLSI architecture of the block cipher, Rijndael, for data encryption has been presented. This cipher works on blocks of NBx8 bytes, for NB between 4 and 6. In this implementation, we decided to work with NB=4. The blocks are therefore 128bi...
Main Authors: | Pei-Jung Wu, 巫培榮 |
---|---|
Other Authors: | Yeong-Kang Lai |
Format: | Others |
Language: | en_US |
Published: |
2001
|
Online Access: | http://ndltd.ncl.edu.tw/handle/69401786392648202457 |
Similar Items
-
VLSI Design of Advanced Encryption Standard
by: Hsing-Chang Yeh, et al.
Published: (2011) -
A VLSI Architecture for Rijndael, the Advanced Encryption Standard
by: Kosaraju, Naga M
Published: (2003) -
IP reuse design and Verification for Advance Encryption Standard algorithm
by: Hung-Chin Ke, et al.
Published: (2002) -
VLSI Architecture Design of Full Functional Advanced Encryption Standard Crypto-Engine
by: Shin-Shian Yu, et al.
Published: (2003) -
Design and Implementation of Advanced Encryption Standard
by: Kai Chain, et al.
Published: (2003)