The Design and Analysis of Digital Distance Relay Based on FPGA

碩士 === 國立高雄應用科技大學 === 電機工程系碩士班 === 92 === This thesis proposes an approximated method to simulate and design the functions of distance relay (impendence relay) to efficiently detect the three-phase balanced fault on the transmission line, as well as to analyze the reach of digital distance relay in...

Full description

Bibliographic Details
Main Authors: Tzu-Chiao Lin, 林子喬
Other Authors: Ming-Yuan Cho
Format: Others
Language:zh-TW
Published: 2004
Online Access:http://ndltd.ncl.edu.tw/handle/17649057744776649411
id ndltd-TW-092KUAS0442016
record_format oai_dc
spelling ndltd-TW-092KUAS04420162015-10-13T16:22:46Z http://ndltd.ncl.edu.tw/handle/17649057744776649411 The Design and Analysis of Digital Distance Relay Based on FPGA 以FPGA為基礎之數位式測距電驛設計與分析 Tzu-Chiao Lin 林子喬 碩士 國立高雄應用科技大學 電機工程系碩士班 92 This thesis proposes an approximated method to simulate and design the functions of distance relay (impendence relay) to efficiently detect the three-phase balanced fault on the transmission line, as well as to analyze the reach of digital distance relay in three types of power system models. Based on the proposed methodology, the FPGA technique is applied to design and implement the digital distance relay. Finally, a sensitivity analysis is applied to discuss the effect of grounding impedance, voltage source ratio to the value of relay terminal impedance and then the modified error is introduced to improve the ability of fault location detection. There are two purposes in this thesis. The first purpose of this thesis is to utilize the MATLAB package to run the power flow and fault calculation to obtain the parameters of voltage, current and then impedance at relay location with respect to different faulted located along the transmission line. Based on the simulation results, the relationship between relay measured impedance and faulted location (impedance) can easily be established. Several extreme cases in different faulted location are simulated to establish the exact protection area. In the case of occurring faults on transmission line, the proposed approach can efficiently detect the fault situation and can estimate the faulted location. The second purpose of this thesis is to apply FPGA XC2s200 chip and their peripheral produced by Xilinx corp. and local Zeppe corp. respectively to finish the design procedures of synthesis, justification, simulation, pin assignment, generating program, and program download for FPGA. Finally the verification for the FPGA design shows that the better performance and the effectiveness of the proposed methodology can be achieved. Ming-Yuan Cho 卓明遠 2004 學位論文 ; thesis 117 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立高雄應用科技大學 === 電機工程系碩士班 === 92 === This thesis proposes an approximated method to simulate and design the functions of distance relay (impendence relay) to efficiently detect the three-phase balanced fault on the transmission line, as well as to analyze the reach of digital distance relay in three types of power system models. Based on the proposed methodology, the FPGA technique is applied to design and implement the digital distance relay. Finally, a sensitivity analysis is applied to discuss the effect of grounding impedance, voltage source ratio to the value of relay terminal impedance and then the modified error is introduced to improve the ability of fault location detection. There are two purposes in this thesis. The first purpose of this thesis is to utilize the MATLAB package to run the power flow and fault calculation to obtain the parameters of voltage, current and then impedance at relay location with respect to different faulted located along the transmission line. Based on the simulation results, the relationship between relay measured impedance and faulted location (impedance) can easily be established. Several extreme cases in different faulted location are simulated to establish the exact protection area. In the case of occurring faults on transmission line, the proposed approach can efficiently detect the fault situation and can estimate the faulted location. The second purpose of this thesis is to apply FPGA XC2s200 chip and their peripheral produced by Xilinx corp. and local Zeppe corp. respectively to finish the design procedures of synthesis, justification, simulation, pin assignment, generating program, and program download for FPGA. Finally the verification for the FPGA design shows that the better performance and the effectiveness of the proposed methodology can be achieved.
author2 Ming-Yuan Cho
author_facet Ming-Yuan Cho
Tzu-Chiao Lin
林子喬
author Tzu-Chiao Lin
林子喬
spellingShingle Tzu-Chiao Lin
林子喬
The Design and Analysis of Digital Distance Relay Based on FPGA
author_sort Tzu-Chiao Lin
title The Design and Analysis of Digital Distance Relay Based on FPGA
title_short The Design and Analysis of Digital Distance Relay Based on FPGA
title_full The Design and Analysis of Digital Distance Relay Based on FPGA
title_fullStr The Design and Analysis of Digital Distance Relay Based on FPGA
title_full_unstemmed The Design and Analysis of Digital Distance Relay Based on FPGA
title_sort design and analysis of digital distance relay based on fpga
publishDate 2004
url http://ndltd.ncl.edu.tw/handle/17649057744776649411
work_keys_str_mv AT tzuchiaolin thedesignandanalysisofdigitaldistancerelaybasedonfpga
AT línziqiáo thedesignandanalysisofdigitaldistancerelaybasedonfpga
AT tzuchiaolin yǐfpgawèijīchǔzhīshùwèishìcèjùdiànyìshèjìyǔfēnxī
AT línziqiáo yǐfpgawèijīchǔzhīshùwèishìcèjùdiànyìshèjìyǔfēnxī
AT tzuchiaolin designandanalysisofdigitaldistancerelaybasedonfpga
AT línziqiáo designandanalysisofdigitaldistancerelaybasedonfpga
_version_ 1717769871093137408