Design and Implementation of Low Power Turbo Code Decoder
碩士 === 國立中山大學 === 資訊工程學系研究所 === 92 === Design of low power Turbo decoder is one of the key issues in many modern communication systems such as 3 GPP. For the Turbo decoder architecture, the memory for the storage of the branch metric and state metric represents a major part of the entire decoder no...
Main Authors: | Sung-han Wu, 吳松翰 |
---|---|
Other Authors: | Yun-nan Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/17990388696162978770 |
Similar Items
-
Chip Design of Low Power Turbo Code Decoder for LTE Systems
by: Hsiao-Ting Wu, et al.
Published: (2015) -
The Low Power Design of A SOVA Turbo Code Decoder
by: Shih-Chang Pan, et al.
Published: (2002) -
Chip Design for Low Power Turbo Decoder using Adaptive Sliding Window Algorithm
by: Bo-Han Wu, et al.
Published: (2007) -
A Low-Power Implementation of Turbo Decoders
by: Tang, Weihua
Published: (2007) -
An Implementation of Low-Power Turbo Decoder for 3GPP
by: Chin-ren Cheng, et al.
Published: (2004)