The Optimal TestRail Architecture for Core-Based SOC testing
碩士 === 淡江大學 === 電機工程學系 === 92 === Because of the great improvement of VLSI technology in recent years, the number of transistors on a sole chip become more and more, and the area of chip actually are smaller and smaller. It causes a tendency to design a system on a chip (SOC). The SOC contain wirele...
Main Authors: | Wang-Tiao Huang, 黃汪條 |
---|---|
Other Authors: | Jiann-Chyi Rau |
Format: | Others |
Language: | en_US |
Published: |
2004
|
Online Access: | http://ndltd.ncl.edu.tw/handle/22497859436071458211 |
Similar Items
-
TAM Switch Based Test Scheduling for Core-Based SOCs
by: Ya-Jing Wang, et al.
Published: (2003) -
SOC Test Scheduling for Hierarchical Embedded Cores
by: Cheng-Yu Tsai, et al.
Published: (2004) -
Optimization of Built-In Self Test Circuitry for the SoC Embedded Cores
by: Kristem, Sravani
Published: (2011) -
Design of Dynamically Assignmentable TAM Width for Testing Core-Based SOCs
by: Chien-Shiun Chen, et al.
Published: (2004) -
Test Scheduling for Core-Based SOC Design Under Multiple Constraints
by: Shin-Wei Hung, et al.