Analysis of Capacitance Behavior in 100 nm SOI CMOS VLSI Devices with High-K Gate Dielectrics
碩士 === 國立臺灣大學 === 電子工程學研究所 === 93 === This thesis reports an analysis of intrinsic and fringing capacitance behavior in 100nm SOI (silicon on insulator) CMOS devices. In chapter 2, we discuss the relationship between the intrinsic capacitance and the fringing capacitance with various oxide thickness...
Main Authors: | Yu-Sheng Lin, 林育生 |
---|---|
Other Authors: | 郭正邦 |
Format: | Others |
Language: | zh-TW |
Published: |
2005
|
Online Access: | http://ndltd.ncl.edu.tw/handle/71728309638341650656 |
Similar Items
-
Compact Modeling of SOI and Bulk CMOS VLSI Devices
by: Shih-Chia Lin, et al.
Published: (2001) -
Modeling of Silicon-on-Insulator (SOI) CMOS VLSI Devices
by: Su Ke-Wei, et al.
Published: (1998) -
Monolithic silicon photonics in a sub-100nm SOI CMOS microprocessor foundry: progress from devices to systems
by: Wade, Mark T., et al.
Published: (2016) -
Device design and process technology for sub-100 nm SOI MOSFET's
by: Wei, Andy, 1972-
Published: (2010) -
Bimodal Gate Oxide Breakdown in Sub-100 nm CMOS Technology
by: Rezaee, Leila
Published: (2008)