An Improved LDPC Decoding Algorithm and Designs of High-Throughput Decoder Architecture
碩士 === 國立交通大學 === 電子工程系所 === 94 === In recent years, low-density parity-check (LDPC) codes have attracted a lot of attention due to the near Shannon limit coding gains when iteratively decoded. The min-sum decoding algorithm is extensively used because it is more suitable for VLSI implementations th...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2006
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/71177087428065498926 |