Simulation of 0.18um Process and Ion Implant for Zener Diode Design
碩士 === 建國科技大學 === 電機工程系暨研究所 === 96 === This research is the Zener Diode design by standard CMOS 0.18m fabricated processes. Only added or modified part of standard processes, the standardized processes could involve the common used Zener Diode, so the SoC(System on one Chip) contains various Zener...
Main Author: | 陳耀文 |
---|---|
Other Authors: | 李元彪 |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/64481038602168704490 |
Similar Items
-
0.18um Bandgap Reference Design
by: Yi-Jheng Lin, et al.
Published: (2015) -
Design of 0.18um Non-Volatile Boost Circuit
by: Chien-Chih Chen, et al.
Published: (2006) -
Laser Driver Design in 0.18 um CMOS Technology
by: O'FARRELL, Michael
Published: (2010) -
0.18 µm Comparator Design and Layout
by: 黃俊穎
Published: (2017) -
Simulation of 0.18 micron MOSFET and its characterization
by: Ahmad Radzi, Syafeeza
Published: (2005)