1.8V Clock and Data Recovery with Full Linear Control Range VCO
碩士 === 國立暨南國際大學 === 電機工程學系 === 97 === Clock and data recovery (CDR) circuit plays an important role in the receivers of communication applications. In recent years, high data rate and low power consumption become the main research issues of CDR. In this thesis, we proposed a 1.8V 1.25Gbps full rate...
Main Authors: | Lin-Jie Tsao, 曹琳杰 |
---|---|
Other Authors: | Meng-Lieh Sheu |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/74030495527803348965 |
Similar Items
-
1.2V 2.5Gbps Clock and Data Recovery with Extended Linear Control Range VCO
by: Hui-Yu Chen, et al.
Published: (2009) -
A Wide Band PLL with A High Linearity VCO in Full Range
by: Kuo-kang Hsi, et al.
Published: (2015) -
Clock and Data Recovery Circuit for Optic Fiber Communication
by: Sheng-Huang Tsao, et al.
Published: (2005) -
A Low-Jitter Clock and Data Recovery Circuit with Wide-Linear-Range Frequency Detector
by: Ming-Hwa Lee, et al.
Published: (2007) -
More Discussions on Intrinsic Frequency Detection Capability of Full-Rate Linear Phase Detector in Clock and Data Recovery
by: Sangjin Byun
Published: (2018-06-01)