On Minimizing Substrate Noise and Meeting Symmetry Constraint in Mixed-Signal SoC Floorplan Design
碩士 === 國立交通大學 === 電機學院碩士在職專班電機與控制組 === 96 === In recent years, in order to handle substrate noise and process variation in high-end mixed-signal circuit, analog circuits are often required placement symmetrically to the axis, and high noise digital circuits need to far aware form noise interference...
Main Authors: | Chung-Hsin Lin, 林忠信 |
---|---|
Other Authors: | Sheng-Fuu Lin |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/50083128610336677798 |
Similar Items
-
Voltage Island-aware Floorplanning for SoC design
by: Tang, Chih-Chieh, et al.
Published: (2009) -
Voltage Island Floorplanning for SoC design with Multiple Supply Voltages
by: Jr-Wei Chen, et al.
Published: (2006) -
An Active Guarding Technique for Wideband Substrate Coupling Noise Suppression in SoC Applications
by: Chao, Hao-Ming, et al.
Published: (2013) -
Analog/mixed-signal IP design flow for SoC applications
by: Hamour, Marwa Mukhtar
Published: (2009) -
Analog/mixed-signal IP design flow for SoC applications
by: Hamour, Marwa Mukhtar
Published: (2009)