Design and Implementation of a Low-Power IEEE 802.16e LDPC Decoder by Utilizing Decoding Operation Reduction Algorithm
碩士 === 國立臺灣大學 === 資訊工程學研究所 === 96 === For the emergency of low power consumption demand in mobile applications, a decoding operation reduction algorithm for Low-Density Parity Check (LDPC) codes is proposed. Our operation reduction layered decoding algorithm reduces active node computation to lower...
Main Authors: | Shu-Cheng Chou, 周書正 |
---|---|
Other Authors: | Mong-Kai Ku |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/37210431522138099854 |
Similar Items
-
Efficient LDPC Decoder Implementation for IEEE 802.16e
by: Chen, Jian-Yu, et al.
Published: (2012) -
Multi-Rate LDPC Decoder for IEEE 802.16e
by: Yu-Min Chang, et al.
Published: (2007) -
Circuit Design of LDPC Decoder for IEEE 802.16e systems
by: Jhih-hao Wang, et al.
Published: (2010) -
Circuit Design of LDPC Decoder for IEEE 802.16e Standard
by: Cheng-Ho Chen, et al.
Published: (2010) -
Design of stochastic LDPC decoder for IEEE 802.16e standard
by: Huei-siang Wang, et al.
Published: (2014)