A Multilevel K-layer Partitioning Algorithm For Three Dimensional Integrated Circuits
碩士 === 中原大學 === 資訊工程研究所 === 97 === In this paper, we propose a multilevel K-layer partitioning algorithm for 3D ICs application. The algorithm is based on the multilevel framework to coarsen the netlist successively. A K-layer partitioning procedure is applied on each level of partition during the u...
Main Authors: | Yi-Lin Chung, 鍾易霖 |
---|---|
Other Authors: | Mely-Chen Chi |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56122728314307794751 |
Similar Items
-
A Thermal-driven Multilevel Multilayer Partitioning Algorithm for Three Dimensional Integrated Circuits
by: Yu-Cheng Hu, et al.
Published: (2010) -
A Multilevel Genetic Algorithm for Circuit Partitioning
by: Chen-Ming Cheng, et al.
Published: (2004) -
Three Dimensional Integrated Circuits Partitioning with Power Consideration
by: Wei-Chieh Wu, et al.
Published: (2011) -
Partition-Based Timing Driven Placement in Three-Dimensional Integrated Circuits
by: Chen, Yi-Rong, et al.
Published: (2010) -
A Design Partitioning Approach for Three Dimensional Integrated Circuits
by: Hua-Hsin Yeh, et al.
Published: (2010)