Placement Legalization with Simultaneous Wirelength and Displacement Minimization
碩士 === 國立成功大學 === 資訊工程學系碩博士班 === 97 === In recent years, a number of studies have been done on Computer-Aided Design (CAD) for IC design. Legalization is one of important issues on CAD. The existed methods for legalization usually try to minimize the total displacements of cells. However, considerat...
Main Authors: | Sheng-Hong Liu, 劉聖宏 |
---|---|
Other Authors: | Vincent S. Tseng |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13680334299992278726 |
Similar Items
-
Wirelength Minimization for Multiple-Layer Multiple-Patterning Aware Placement Legalization with Multiple-Row Height Standard Cells
by: Fang, Chi-Chun, et al.
Published: (2017) -
Topology similarity driven floorplan algorithm for wirelength minimization
by: Lai, Peng-Hsien, et al.
Published: (2013) -
λ-Geometry Clock Tree Construction with Wirelength and Via Minimization
by: Chun-Hao Wang, et al.
Published: (2006) -
Displacement Minimization for Legalization in Standard Cell Placement
by: Yan-Shao Lin, et al.
Published: (2009) -
A novel Wirelength-Driven Packing Algorithm for FPGAs with Adaptive Logic Modules
by: Wu, Sheng-Kai, et al.
Published: (2013)