A Rotation-based BIST with Feedback Configurations
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 97 === Due to the rapid growth in semiconductor manufacturing, a large number of cores can now be plugged into a single chip. However, this also results in long test time and increases the use of ATE. In this thesis, we propose a novel mixed-mode BIST architecture, c...
Main Authors: | Chen-Tsung Tsai, 蔡振宗 |
---|---|
Other Authors: | Kuen-Jong Lee |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/41710715965053404054 |
Similar Items
-
Dual Linear Feedback Shift Register for Low Power BIST
by: Wen-Ting Yang, et al. -
A Low Area Overhead BIST Architecture Based on Response Feedback and Logic Reseeding
by: Chung-MinShiao, et al.
Published: (2014) -
A self-diagnostic BIST memory design
by: Chin-tsung Mo, et al.
Published: (1993) -
Cointegration and Causality Relationship between BIST 100 and BIST Gold Indices(BİST 100 ve BİST Altın Endeksleri Arasındaki Eşbütünleşme ve Nedensellik İlişkisi)
by: Süleyman AÇIKALIN, et al.
Published: (2016-08-01) -
Design of Ultra-Wideband Low Noise Amplifier with Resistive Feedback Configuration
by: Tsung- Hsuan Yeh, et al.
Published: (2010)