On-Chip Bus and Memory Architecture Exploration for Embedded SoC

Similar Items

• On-Chip Bus Architecture Synthesis for SoC Design
  by: Cheng-Min Lien, et al.
  Published: (2006)
• An On-Chip Bus Trace Analyzer for SoC’s
  by: Chi-Hung Lin, et al.
  Published: (2006)
• A Performance Monitoring Tool Suite for Software and SoC on-chip Bus: Using 3D Graphics SoC as an example
  by: Yi-Hao Chang, et al.
  Published: (2012)
• Design and Evaluation of Network-on-Chip Architectures for SoC Design
  by: Chia-Ming Wu, et al.
  Published: (2009)
• On Chip Memory Designs for Ultra-Low-Voltage SoC
  by: Pei-Yao Chang, et al.
  Published: (2013)