Voltage Island-aware Floorplanning for SoC design
碩士 === 國立清華大學 === 資訊工程學系 === 97 === Reducing power consumption is an significant issue in modern System-on-Chip designs. Multiple-supply voltages (MSV's) design is one of the effective ways for dynamic power reduction, and floorplanning is the appropriate stage in the physical design cycle for...
Main Authors: | Tang, Chih-Chieh, 唐志傑 |
---|---|
Other Authors: | Mak, Wai-Kei |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/32082571594069564724 |
Similar Items
-
Voltage Island Floorplanning for SoC design with Multiple Supply Voltages
by: Jr-Wei Chen, et al.
Published: (2006) -
On Minimizing Substrate Noise and Meeting Symmetry Constraint in Mixed-Signal SoC Floorplan Design
by: Chung-Hsin Lin, et al.
Published: (2008) -
Voltage island-driven floorplanning.
Published: (2008) -
Reticle floorplanning and voltage island partitioning.
Published: (2006) -
On Chip Memory Designs for Ultra-Low-Voltage SoC
by: Pei-Yao Chang, et al.
Published: (2013)