A Closed-Loop Gain-Error Self-Calibration Technique for Pipelined ADCs
碩士 === 臺灣大學 === 電子工程學研究所 === 98 === This thesis presents a closed-loop gain-error self-calibration technique for pipelined ADCs, and the proposed calibration method is used in a 1.2V 10-bit pipelined ADC. The proposed pipelined ADC is design in TSMC 90nm CMOS process. A two-stage operational amplifi...
Main Authors: | Wei-Ting Shen, 沈威廷 |
---|---|
Other Authors: | 陳信樹 |
Format: | Others |
Language: | en_US |
Published: |
2010
|
Online Access: | http://ndltd.ncl.edu.tw/handle/56108445819635392262 |
Similar Items
-
A 10-bit 50MS/s Pipelined ADC With Background Gain Error Calibration
by: Bing-Wen Lai, et al.
Published: (2014) -
DIGITAL GAIN ERROR CORRECTION TECHNIQUE FOR 8-BIT PIPELINE ADC
by: javeed, khalid
Published: (2010) -
A 12-BIT 50-MS/S BUILT-IN ANALOG SELF-CALIBRATED PIPELINE ADC
by: Yu-Chen Shen, et al.
Published: (2006) -
An 11-bit 100-MS/s Pipelined ADC With Gain Error Correction
by: Cheng-Lin Wang, et al.
Published: (2010) -
Digital Background Calibration of Pipelined ADCs
by: Fan, Jen-Lin, et al.
Published: (2009)