Reconfigurable Parser for Multi-standard Reconfigurable Video Coding Decoder with Microprogrammed Control
碩士 === 國立成功大學 === 電機工程學系碩博士班 === 99
Main Authors: | Ching-JuiHsiao, 蕭景瑞 |
---|---|
Other Authors: | Gwo-Giun Lee |
Format: | Others |
Language: | en_US |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/66884919432052222707 |
Similar Items
-
High-Throughput Reconfigurable Variable Length Decoder for Multiple Standards Video Coding
by: Shu-MingXu, et al.
Published: (2012) -
A Reconfigurable Decoder IC for Irregular LDPC Codes
by: Jing-Siang Jhuang, et al.
Published: (2005) -
A Reconfigurable Decoding Kernel Design of Turbo and LDPC Codes for Multi-standard Communications
by: Chih-Shiang Yu, et al. -
Reconfigurable Architecture Design of Motion Compensation for Multi-Standard Video Coding
by: Wei-Chiao Yang, et al.
Published: (2009) -
Energy-Efficient Parallel Reconfigurable Processing Architectures for Standard Video Decoding
by: Xie,Zheng-Hong, et al.
Published: (2017)