Study of a Novel Vertical Non-volatile Multi-Bit SONOS Memory
碩士 === 國立中山大學 === 電機工程學系研究所 === 99 === In this thesis, a simple vertical embedded gate (VEG) MOSFET process is proposed and demonstrated by using simulation tools of ISE TCAD and Silvaco TCAD. In fundamental electrical characteristics, we employed junctionless technology and two extra sidewall space...
Main Authors: | Yu-Che Chang, 張又哲 |
---|---|
Other Authors: | Jyi-Tsong Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2011
|
Online Access: | http://ndltd.ncl.edu.tw/handle/28098558437662952220 |
Similar Items
-
A Nonvolatile Two-Bits SONOS Memory with Vertical Oxide-Nitride-Oxide Stack
by: He-lin Lee, et al.
Published: (2007) -
Study on the Single-Grain-Boundary Multi-Bits TFT-SONOS Memory with 3D structures
by: Kuo, Hsu-Hang, et al.
Published: (2010) -
The Investigation of a Novel Operating Method for Two-Bit Split Gate SONOS Flash Memory
by: 周承翰
Published: (2011) -
Investigation of the Mechanism and Reliability in a Two-Bit SONOS Flash Memory
by: Jian-Hung Kuo, et al.
Published: (2008) -
Effects of the scaled charge trapping layer on SONOS type non-volatile memory
by: Lee,Hsiang-Chen, et al.
Published: (2009)