Application Technique of Stacking High-k Dielectric Materials on MOS Device
博士 === 國立臺灣大學 === 電子工程學研究所 === 100 === The result of this dissertation was divided into two parts. In the first part, it includes anodic oxidation (anodization) process,alternating-current anodization compensation technique and tandem structure to improve high-k dielectrics materials on Si subst...
Main Authors: | Che-Yu Yang, 楊哲育 |
---|---|
Other Authors: | 胡振國 |
Format: | Others |
Language: | en_US |
Published: |
2012
|
Online Access: | http://ndltd.ncl.edu.tw/handle/62265826364008893915 |
Similar Items
-
Process Study of High-k Gate Stack Dielectrics and Interfacial layer for MOS Devices
by: Wu, Dong-Yi, et al.
Published: (2009) -
Process Study of Higher-k Gate Stack Dielectrics and Interfacial layer for MOS Devices
by: Chang, Yu-An, et al.
Published: (2010) -
Process Study of Higher-k Gate Dielectric Stacks and Interfacial layer for MOS Devices
by: Hsu, Ya-Yin, et al.
Published: (2011) -
Nanoscale performance, degradation and defect analysis of mos devices using high-k dielectric materials as gate stacks by atomic force microscopy
by: Uppal, Hasan Javed
Published: (2009) -
Study of Crystalline High-K Materials Combined with Rare-Earth Oxide Interfacial Layer as the Gate Stack for MOS Devices
by: Lyu, Rong-Jhe, et al.
Published: (2011)