Learning-Based Reconfiguration of Network-on-Chip for Varying Processing Requirements
博士 === 國立中正大學 === 資訊工程研究所 === 101 === Due to advanced process technologies, crosstalk interferences and high dynamic power consumption in a Network-on-Chip (NoC) are two increasingly problematic design issues. These problems become more severe in a NoC because of the large number of wires used for p...
Main Authors: | Jih-Sheng Shen, 沈日昇 |
---|---|
Other Authors: | Pao-Ann Hsiung |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/21937933312113038317 |
Similar Items
-
An On-Chip Crossroad Communication Architecture for Low Power Embedded Systems
by: Jih-sheng Shen, et al.
Published: (2005) -
Dynamically reconfigurable network-on-chip
by: Beldachi, Arash Farhadi
Published: (2014) -
Predictable and Adaptive Reconfigurable Network-on-Chip
by: Kuo-Cheng Chiang, et al.
Published: (2008) -
Design of Priority Based Reconfigurable Router in Network on Chip
by: D. D. N. Ponkumar, et al.
Published: (2020-01-01) -
Virtualization Architecture for Reconfigurable Network-on-Chip Systems
by: Kwuan-Wei Tseng, et al.
Published: (2015)