On Chip Memory Designs for Ultra-Low-Voltage SoC
博士 === 國立中正大學 === 電機工程研究所 === 101 === Ultra-low voltage operations have become popular alternatives for SoCs design in recent years. However, at a lower supply voltage, on-chip nanometer memories suffer from many problems. This dissertation gives comprehensive descriptions of several low-voltage and...
Main Authors: | Pei-Yao Chang, 張倍耀 |
---|---|
Other Authors: | Jinny-Shyan Wang |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/gwmqet |
Similar Items
-
Low-Supply Voltage charge-pump circuit for embedded non-volatile memory of ultra low-voltage SoCs.
by: Lu, Yi-Lun, et al.
Published: (2010) -
Design Techniques for Low Voltage and High Performance SoC
by: Ching-Hua Lin, et al.
Published: (2009) -
On-Chip Bus and Memory Architecture Exploration for Embedded SoC
by: Yu-Kai Yen, et al.
Published: (2008) -
On-Chip Bus Architecture Synthesis for SoC Design
by: Cheng-Min Lien, et al.
Published: (2006) -
AMBA-Based DFT Design for SoC Chips
by: Chih-Yi Lin, et al.
Published: (2004)