A New Ultra-Low-Power SRAM for Sub-threshold Voltage Operation
碩士 === 淡江大學 === 電機工程學系碩士班 === 101 === Order to extend the battery life of today''s medical or portable electronic products, low power consumption SoC should be born. In SOC, the memory usually occupy a larger area, so the power consumption of memories, often affect the the power co...
Main Authors: | I-Ting Chuo, 卓易霆 |
---|---|
Other Authors: | Wei-Bin Yang |
Format: | Others |
Language: | zh-TW |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/25940294724925206775 |
Similar Items
-
Ultra-Low Power Sub/Near-threshold SRAM Design for Dynamic Voltage Scaling FIFO Memory
by: Chiu, Yi-Te, et al.
Published: (2010) -
An Adaptive Data-Retention-Voltage Regulating Scheme for Ultra-Low Standby Power SRAMs
by: Kuan-LinWu, et al.
Published: (2012) -
Design Assist Method to Achieve Low Voltage Low Power SRAM Operation
by: Po-Yuan Tang, et al.
Published: (2007) -
Dual Threshold Voltage SRAM & BIST Comparators
by: Po-Ming Lee, et al.
Published: (2004) -
Design of Near- and Sub-Threshold SRAMs
by: CHIEN, YUNG-CHEN, et al.
Published: (2017)