The Study of Ankor Wafer-Level Chip Scale Packaging Reliability

碩士 === 中華大學 === 機械工程學系碩士班 === 102 === Electronic Packaging reliability is of great concern to semiconductor and electronic product manufacturers. From the first to the fourth generation computer, the tremendous growth of computers and 3C products, and its significant impact on our lives is the inven...

Full description

Bibliographic Details
Main Authors: Lin, jo-ju, 林若瑜
Other Authors: Cheng,jing-I
Format: Others
Language:zh-TW
Published: 2014
Online Access:http://ndltd.ncl.edu.tw/handle/17910250685108499397
id ndltd-TW-102CHPI5489017
record_format oai_dc
spelling ndltd-TW-102CHPI54890172017-02-17T16:16:38Z http://ndltd.ncl.edu.tw/handle/17910250685108499397 The Study of Ankor Wafer-Level Chip Scale Packaging Reliability Ankor 晶圓級晶片封裝之可靠度分析 Lin, jo-ju 林若瑜 碩士 中華大學 機械工程學系碩士班 102 Electronic Packaging reliability is of great concern to semiconductor and electronic product manufacturers. From the first to the fourth generation computer, the tremendous growth of computers and 3C products, and its significant impact on our lives is the invention of the microprocessor. The Wafer Level Chip Scale Package (WLCSP) is still available as one of the promising packages since 1998. The reliability issue for any particular packaging should be investigated before mass production. The purpose of this research is to design and analysis of the reliability performance for Ankor type copper pillar WLCSP packaging in board level. The outline procedures include: (1) Solder joint reliability in TCT loadings is performed by finite element method; (2) Ankor copper pillar structure optimization by Taguchi method; and (3) Based on the optimal structure, drop test and simulation are performed. In finite element method, the loading of the packaging is simulated under JESD22-A104-B conditions. To provide reliability issues, the thermal-mechanical behavior using 3-D 1/4 finite element model by ANSYS was performed. Solder joint with SAC305 Anand constitute is considered under the temperature thermal cycling temperature range of -40 to 125°C and the plastic work energy is selected as the performance index. Due to the dimension scale of different components, the submodel technique is used. The Optimal cupper pillar infrastructure is analyzed using eight factors with L18(21×37) orthogonal table by Taguchi method. Analysis of variance is performed the consequence of the factors. The copper pillar height and epoxy material are the most critical factors to the solder joint reliability. The life prediction of optimal design is 43 % better than that of the original design. Under the optimal design, peeling stresses of each component around the package side are investigated by changing the dimensions of the most two important factors. In drop test, JEDEC standard JESD22-B111 conditions B is performed by drop test apparatus in own Lab. Two finite element models, Input-D and Support Excitation, are performed and compared the dynamic responses with experimental method. The contribution of this study is an guidance for the manufacturer. Cheng,jing-I 陳精一 2014 學位論文 ; thesis 53 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 中華大學 === 機械工程學系碩士班 === 102 === Electronic Packaging reliability is of great concern to semiconductor and electronic product manufacturers. From the first to the fourth generation computer, the tremendous growth of computers and 3C products, and its significant impact on our lives is the invention of the microprocessor. The Wafer Level Chip Scale Package (WLCSP) is still available as one of the promising packages since 1998. The reliability issue for any particular packaging should be investigated before mass production. The purpose of this research is to design and analysis of the reliability performance for Ankor type copper pillar WLCSP packaging in board level. The outline procedures include: (1) Solder joint reliability in TCT loadings is performed by finite element method; (2) Ankor copper pillar structure optimization by Taguchi method; and (3) Based on the optimal structure, drop test and simulation are performed. In finite element method, the loading of the packaging is simulated under JESD22-A104-B conditions. To provide reliability issues, the thermal-mechanical behavior using 3-D 1/4 finite element model by ANSYS was performed. Solder joint with SAC305 Anand constitute is considered under the temperature thermal cycling temperature range of -40 to 125°C and the plastic work energy is selected as the performance index. Due to the dimension scale of different components, the submodel technique is used. The Optimal cupper pillar infrastructure is analyzed using eight factors with L18(21×37) orthogonal table by Taguchi method. Analysis of variance is performed the consequence of the factors. The copper pillar height and epoxy material are the most critical factors to the solder joint reliability. The life prediction of optimal design is 43 % better than that of the original design. Under the optimal design, peeling stresses of each component around the package side are investigated by changing the dimensions of the most two important factors. In drop test, JEDEC standard JESD22-B111 conditions B is performed by drop test apparatus in own Lab. Two finite element models, Input-D and Support Excitation, are performed and compared the dynamic responses with experimental method. The contribution of this study is an guidance for the manufacturer.
author2 Cheng,jing-I
author_facet Cheng,jing-I
Lin, jo-ju
林若瑜
author Lin, jo-ju
林若瑜
spellingShingle Lin, jo-ju
林若瑜
The Study of Ankor Wafer-Level Chip Scale Packaging Reliability
author_sort Lin, jo-ju
title The Study of Ankor Wafer-Level Chip Scale Packaging Reliability
title_short The Study of Ankor Wafer-Level Chip Scale Packaging Reliability
title_full The Study of Ankor Wafer-Level Chip Scale Packaging Reliability
title_fullStr The Study of Ankor Wafer-Level Chip Scale Packaging Reliability
title_full_unstemmed The Study of Ankor Wafer-Level Chip Scale Packaging Reliability
title_sort study of ankor wafer-level chip scale packaging reliability
publishDate 2014
url http://ndltd.ncl.edu.tw/handle/17910250685108499397
work_keys_str_mv AT linjoju thestudyofankorwaferlevelchipscalepackagingreliability
AT línruòyú thestudyofankorwaferlevelchipscalepackagingreliability
AT linjoju ankorjīngyuánjíjīngpiànfēngzhuāngzhīkěkàodùfēnxī
AT línruòyú ankorjīngyuánjíjīngpiànfēngzhuāngzhīkěkàodùfēnxī
AT linjoju studyofankorwaferlevelchipscalepackagingreliability
AT línruòyú studyofankorwaferlevelchipscalepackagingreliability
_version_ 1718415029215166464