A Resistance-Locked Loop Embedded Digital Low Dropout Regulator for Improving the Power Supply Rejection in Advance CMOS Technology
碩士 === 國立交通大學 === 電機工程學系 === 102 === In recent years, rapid growth of the semiconductor technology and electronic devices continuously enriches our daily life. Conventional single-function products gradually fade out from the market because those cannot satisfy the consumers’ expectations anymore. E...
Main Authors: | Huang, Po-Hsien, 黃柏憲 |
---|---|
Other Authors: | Chen, Ke-Horng |
Format: | Others |
Language: | en_US |
Published: |
2013
|
Online Access: | http://ndltd.ncl.edu.tw/handle/6yab83 |
Similar Items
-
low power CMOS design of an all digital phase locked loop
Published: () -
The Design and Analysis of the All-Digital CMOS Delay-Locked Loop
by: ChiaChing Huang, et al.
Published: (2000) -
A Low Dropout Linear Regulator with High Power Supply Rejection
by: Zi-Yu Zeng, et al.
Published: (2008) -
High power-supply rejection current-mode low-dropout linear regulator
by: Patel, Amit P.
Published: (2009) -
Design of Low Power Analog-to-Digital Converters and a Phase-Locked Loop for CMOS Image Sensors
by: Ren-Yuan Huang, et al.
Published: (2013)