3D Floorplanning Methodology Considering Stacked Modules
碩士 === 國立成功大學 === 電機工程學系 === 103 === Floorplanning is a crucial stage in the physical design flow. As semiconductor industry advances, the design of integrated circuits (ICs) is moving toward three-dimensional integrated circuits (3D ICs). Compared to traditional 2D ICs, 3D ICs are able to provide h...
Main Authors: | Chih-YaoHu, 胡智堯 |
---|---|
Other Authors: | Jai-Ming Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/37886256390262725369 |
Similar Items
-
Low power floorplanning methodology considering voltage island generation
by: Li, Houng-Yi, et al.
Published: (2009) -
Fast Multilevel Floorplanning for Large Scale Modules
by: Ching-Chung Hu, et al.
Published: (2004) -
Floorplan-Level Thermal Analysis for Multi-Core Microprocessor in 3D-Stacked IC
by: Wu, Bing-Hsiu, et al.
Published: (2010) -
A 3D Floorplanning Methodology Applied to Hybrid Bonding Style
by: Jung-AnYang, et al.
Published: (2017) -
TSV-aware Fixed-outline Floorplanning Methodology for 3D ICs
by: Pei-ShanWu, et al.
Published: (2015)