The Optimization of Photolithography in Wafer Level packaging
碩士 === 國立高雄大學 === 電機工程學系--先進電子構裝技術產業研發碩士專班 === 104 === Wafer level passive components are attracted much attention due to the development of semiconductor processing techniques and the demand of 3C electronic packages becomes thinner and lighter. This thesis focus on the study of the processing par...
Main Authors: | CHEN. HUNG-RU, 陳虹如 |
---|---|
Other Authors: | SHIH, MING-CHANG |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29954611153148074799 |
Similar Items
-
A Study of Rework Strategy for Photolithography in Wafer Fabrication Factory
by: Kuan-Jen Chen, et al.
Published: (1999) -
An Application of TOC for Photolithography Area in Wafer Fabrication Factory
by: Yu-Chen Lin, et al.
Published: (2000) -
A Study of Dispatching Rules for Photolithography Area in Wafer Fabrication Factories
by: Hsu, Kuang-Hung, et al.
Published: (1996) -
Optimization of Fan-Out Wafer Level Package molding parameters
by: Yu-Chen Chen, et al.
Published: (2019) -
Dynamic Scheduling of Photolithography Area in Semiconductor Wafer Fabrication Factories
by: Ho Pei-Yeh, et al.
Published: (1998)