Layout-Based Methodology of Dual-Cell-Aware Tests
碩士 === 國立交通大學 === 電子研究所 === 106 === This thesis proposed a new DCA fault model generate flow to improve the performance of our previous work. We achieve this by changing our method to extract defect in a dual-cell. In this work we do not need to run RC-extraction for every dual-cell pair through the...
Main Authors: | Wu, Tse-Wei, 吳則緯 |
---|---|
Other Authors: | Chao, Chia-Tso |
Format: | Others |
Language: | en_US |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/8tc6s7 |
Similar Items
-
Methodology of Generating Cell-Aware and Dual-Cell-Aware Tests
by: Huang, Yu-Hao, et al.
Published: (2016) -
Layout-Based Test Methodology for Intra-Cell Short Defects
by: Li, Dong-Zhen, et al.
Published: (2019) -
An Integrated Layout-Aware Test Methodology for Silicon Interposer in System-in-a-Package
by: Cheng-you Ho, et al.
Published: (2014) -
A Layout-Driven Test Methodology for Intra-Cell Defects
by: Lu-Yen Ko, et al.
Published: (2005) -
Layout-Oriented Defect Set Reduction for Fast Circuit Simulation in Cell-Aware Test
by: Liu, Hsuan Wei, et al.
Published: (2016)