Design of Equalizer and Timing Recovery Circuit for IEEE Std 802.3bwTM-2015 Automotive Ethernet Receiver
碩士 === 國立中央大學 === 電機工程學系 === 107 === This research develops a proprietary decoding algorithm based on IEEE Std 802.3bwTM-2015[1] specification for digital Ethernet receiver in automotive Ethernet transmission and focuses on equalizer algorithms, timing recovery circuits and digital circuit design. B...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2019
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/u73gxs |