Design and Evaluation of High Density 5T SRAM Cache for Advanced Microprocessors

This thesis presents a five-transistor SRAM intended for the advanced microprocessor cache market. The goal is to reduce the area of the cache memory array while maintaining competitive performance. Various existing technologies are briefly discussed with their strengths and weaknesses. The design m...

Full description

Bibliographic Details
Main Author: Carlson, Ingvar
Format: Others
Language:English
Published: Linköpings universitet, Institutionen för systemteknik 2004
Subjects:
5T
Online Access:http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-2286