Defect Induced Aging and Breakdown in High-k Dielectrics
abstract: High-k dielectrics have been employed in the metal-oxide semiconductor field effect transistors (MOSFETs) since 45 nm technology node. In this MOSFET industry, Moore’s law projects the feature size of MOSFET scales half within every 18 months. Such scaling down theory has not only led to t...
Other Authors: | Fang, Runchen (Author) |
---|---|
Format: | Doctoral Thesis |
Language: | English |
Published: |
2018
|
Subjects: | |
Online Access: | http://hdl.handle.net/2286/R.I.49036 |
Similar Items
-
Resistive Switching Behavior in Low-K Dielectric Compatible with CMOS Back End Process
by: Fan, Ye
Published: (2017) -
Pre and post breakdwon modeling of high-k dielectrics regarding antifuse and OxRAM non-volatile memories
by: Benoist, Antoine
Published: (2017) -
Circuits dédiés à l'étude des mécanismes de vieillissement dans les technologies CMOS avancées : conception et mesures
by: Saliva, Marine
Published: (2015) -
Dependence of Set, Reset and Breakdown Voltages of a MIM Resistive Memory Device on the Input Voltage Waveform
by: Ghosh, Gargi
Published: (2015) -
Modeling reliability in copper/low-k interconnects
and variability in cmos
by: Bashir, Muhammad Muqarrab
Published: (2011)