Showing 1 - 1 results of 1 for search 'DIGITAL LOGIC DESIGN WITH HDL', query time: 2.73s Refine Results
  1. 1
    Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs
    by A. Flocke, H. Blume, T. G. Noll
    Published 2005-01-01
    “...One of the most important error correction codes in digital signal processing is the Reed Solomon...”
    Get full text
    Article
Search Tools: Get RSS Feed — Email this Search