Showing 1 - 20 results of 26 for search 'DIGITAL SIGNAL PROCESSING', query time: 0.90s Refine Results
  1. 1
    by Wei-Bin Yang, 楊維斌
    Published 2003
    ... phase-locked loop (PLL) often require a clock buffer with stringent specifications on the signal’s...
    Get full text
    Others
  2. 2
    by Jhen-Yu Cheng, 程震宇
    Published 2008
    ... with the evolution of CMOS process technology. The complexity and higher clock signal frequency of memory...
    Get full text
    Others
  3. 3
    by Ta-Wei Liu, 劉大維
    Published 2002
    ... of resistors and capacitors is utilized to get rid of the high frequency signal generated by its charge-pump...
    Get full text
    Others
  4. 4
    by Chen-Lung Wu, 伍振龍
    Published 2006
    ... is integrated on a chip and the clock signal is entirely distributed. The clock synchronization, therefore...
    Get full text
    Others
  5. 5
    by Siao-Wun Lu, 陸曉文
    Published 2008
    ... is integrated on a chip and the clock signal is entirely distributed to synchronize the SOC systems. The clock...
    Get full text
    Others
  6. 6
    by Yin-ping Yeh, 葉蔭平
    Published 2012
    .... Second, they need more time to synchronize the input and output clock signals. It consumes a lot of power...
    Get full text
    Others
  7. 7
    by Man-Ju Lee, 李曼如
    Published 2015
    ..., when system operates at gigahertz level frequency and the signal passes through the channel, the high...
    Get full text
    Others
  8. 8
    by Chih-Hsien Lin, 林志憲
    Published 2006
    ... rate transmission, the cable exhibits like a low pass filter. Signal amplitude decreases when data...
    Get full text
    Others
  9. 9
    by Yu-Ting Chiu, 邱郁廷
    Published 2017
    ... Processing Unit (CPU) has to be operated in higher frequency to meet the higher quality requirement...
    Get full text
    Others
  10. 10
    by Yan-an Lin, 林沿安
    Published 2012
    ... ~ 1.6 GHz all-digital synchronous pulse-width control loop in a 90-nm CMOS process. Forsaking...
    Get full text
    Others
  11. 11
    by Po-Yi Li, 李柏逸
    Published 2013
    ... is composed of 4-stage differential delay cells and can output 8 phase, 5 GHz clock signals without using...
    Get full text
    Others
  12. 12
    by Yu-Fen Lin, 林鈺芬
    Published 2008
    ...-down process, and now the chip changes to integrate SOC. There is often phase error or clock skew which...
    Get full text
    Others
  13. 13
    by Shun-Wen Cheng, 鄭舜文
    Published 2005
    ... of digital signal processing (DSP), and the performance of DSP is predominantly determined by its adder...
    Get full text
    Others
  14. 14
    by Chun-Pin Lin, 林俊賓
    Published 2000
    ... in digital signal processing, particularly for digital image processing. Because of the complicated...
    Get full text
    Others
  15. 15
    by Wen-Fang Yu, 游文芳
    Published 2004
    .... It is widely used in the extracting of the spot frequency and noise suppression. Nowadays, signal processing...
    Get full text
    Others
  16. 16
    by Shu-Yu Jiang, 江書育
    Published 2003
    ... of the semiconductor process, the operating frequency of VLSI circuits has improved rapidly [1]. Specifically...
    Get full text
    Others
  17. 17
    by Feng-Hsin Cho, 卓峰信
    Published 2005
    ... times oversampling technique is adopted. Its main function is that to receive the serial input signal...
    Get full text
    Others
  18. 18
    by Yu-Lung Lo, 羅有龍
    Published 2003
    ... together with digital circuits and don’t exhibit the jitter accumulation characteristic as PLL’s do...
    Get full text
    Others
  19. 19
    by Hsiang-Hao Chang, 張翔皓
    Published 2012
    ...碩士 === 國立中央大學 === 電機工程學系 === 101 === With the rapid development of semiconductor process technology...
    Get full text
    Others
  20. 20
    by Chien-Hsien Lee, 李建賢
    Published 2006
    ...碩士 === 國立中央大學 === 電機工程研究所 === 94 === With the evolution of CMOS process technology, the clock...
    Get full text
    Others