Symmetric Cryptography on RISC-V: Performance Evaluation of Standardized Algorithms

The ever-increasing need for securing computing systems using cryptographic algorithms is spurring interest in the efficient implementation of common algorithms. While the algorithms can be implemented in software using base instruction sets, there is considerable potential to reduce memory cost and...

Full description

Bibliographic Details
Published in:	Cryptography
Main Authors:	Görkem Nişancı, Paul G. Flikkema, Tolga Yalçın
Format:	Article
Language:	English
Published:	MDPI AG 2022-08-01
Subjects:	RISC-V cryptography ISA
Online Access:	https://www.mdpi.com/2410-387X/6/3/41

Similar Items

Bratter: An Instruction Set Extension for Forward Control-Flow Integrity in RISC-V
by: Seonghwan Park, et al.
Published: (2022-02-01)

NLU-V: A Family of Instruction Set Extensions for Efficient Symmetric Cryptography on RISC-V
by: Hakan Uzuner, et al.
Published: (2024-02-01)

Implementation of FPGA based 32-bit RISC-V processor
by: Kamer Kırali, et al.
Published: (2025-10-01)

A Programmable Crypto-Processor for National Institute of Standards and Technology Post-Quantum Cryptography Standardization Based on the RISC-V Architecture
by: Jihye Lee, et al.
Published: (2023-11-01)

High-Efficiency Multi-Standard Polynomial Multiplication Accelerator on RISC-V SoC for Post-Quantum Cryptography
by: Duc-Thuan Dam, et al.
Published: (2024-01-01)

Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA
by: Khai-Minh Ma, et al.
Published: (2023-05-01)

DITES: A Lightweight and Flexible Dual-Core Isolated Trusted Execution SoC Based on RISC-V
by: Yuehai Chen, et al.
Published: (2022-08-01)

Optimized Hardware-Software Co-Design for Kyber and Dilithium on RISC-V SoC FPGA
by: Tengfei Wang, et al.
Published: (2024-07-01)

Spike-RISC: Algorithm/ISA Co-Optimization for Efficient SNNs on RISC-V
by: Ipek Akdeniz, et al.
Published: (2025-01-01)

Masked Accelerators and Instruction Set Extensions for Post-Quantum Cryptography
by: Tim Fritzmann, et al.
Published: (2021-11-01)

Hardware Acceleration of Crystals-Kyber in Low-Complexity Embedded Systems With RISC-V Instruction Set Extensions
by: Carlos Gewehr, et al.
Published: (2024-01-01)

A Survey of Post-Quantum Cryptography: Start of a New Race
by: Duc-Thuan Dam, et al.
Published: (2023-08-01)

An Educational RISC-V-Based 16-Bit Processor
by: Jecel Mattos de Assumpção, et al.
Published: (2024-11-01)

FAC-V: An FPGA-Based AES Coprocessor for RISC-V
by: Tiago Gomes, et al.
Published: (2022-09-01)

A Highly-efficient Lattice-based Post-Quantum Cryptography Processor for IoT Applications
by: Zewen Ye, et al.
Published: (2024-03-01)

Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
by: Hyunjae Park, et al.
Published: (2025-01-01)

Low-Power Magnetic Displacement Sensor Based on RISC-V Embedded System
by: Tao Sun, et al.
Published: (2024-06-01)

Audio Denoising Coprocessor Based on RISC-V Custom Instruction Set Extension
by: Jun Yuan, et al.
Published: (2022-06-01)

Multi-channel photoplethysmographic wave monitoring system based RISC-V
by: Yue Wentao, et al.
Published: (2023-03-01)

Design of an ASIC Vector Engine for a RISC-V Architecture
by: Miguel Bucio-Macías, et al.
Published: (2025-08-01)

A Custom RISC-V Based SOC Chip for Commodity Barcode Identification
by: Sijie Lin, et al.
Published: (2024-01-01)

Optimization of a line detection algorithm for autonomous vehicles on a RISC-V with accelerator
by: María José Belda, et al.
Published: (2022-10-01)

A General Framework for Accelerator Management Based on ISA Extension
by: Elham Cheshmikhani, et al.
Published: (2022-01-01)

TOXOS: Spinning Up Nonlinearity in On-Vehicle Inference with a RISC-V CORDIC Coprocessor
by: Luigi Giuffrida, et al.
Published: (2025-10-01)

Designing RISC-V Instruction Set Extensions for Artificial Neural Networks: An LLVM Compiler-Driven Perspective
by: Karthikeyan Kalyanasundaram Balasubramanian, et al.
Published: (2024-01-01)

Accelerating NTT with RISC-V Vector Extension for Fully Homomorphic Encryption
by: Tiago B. Rodrigues, et al.
Published: (2025-09-01)

Design and verification of AES cryptographic acceleration engine based on RISC-V
by: Zhang Xiaolei, et al.
Published: (2023-02-01)

Computer Engineering Education Experiences with RISC-V Architectures—From Computer Architecture to Microcontrollers
by: Peter Jamieson, et al.
Published: (2022-08-01)

Case Study: Optimization Methods With TVM Hybrid-OP on RISC-V Packed SIMD
by: Meng-Shiun Yu, et al.
Published: (2024-01-01)

HSP-V: Hypervisor-Less Static Partitioning for RISC-V COTS Platforms
by: Joao Sousa, et al.
Published: (2024-01-01)

Optimised Extension of an Ultra-Low-Power RISC-V Processor to Support Lightweight Neural Network Models
by: Qiankun Liu, et al.
Published: (2025-04-01)

P-CORE: Exploring RISC-V Packed-SIMD Extension for CNNs
by: Muhammad Ali, et al.
Published: (2025-01-01)

A Survey on RISC-V-Based Machine Learning Ecosystem
by: Stavros Kalapothas, et al.
Published: (2023-01-01)

Node Monitoring as a Fault Detection Countermeasure against Information Leakage within a RISC-V Microprocessor
by: Donald E. Owen, et al.
Published: (2022-08-01)

Real-Time RISC-V-Based CAN-FD Bus Diagnosis Tool
by: Cosmin-Andrei Popovici, et al.
Published: (2023-01-01)

Realization of Authenticated One-Pass Key Establishment on RISC-V Micro-Controller for IoT Applications
by: Tuan-Kiet Dang, et al.
Published: (2024-05-01)

Kernel Code Integrity Protection at the Physical Address Level on RISC-V
by: Seon Ha, et al.
Published: (2023-01-01)

CORDIC Hardware Acceleration Using DMA-Based ISA Extension
by: Erez Manor, et al.
Published: (2022-01-01)

Hardware Trojan Dataset of RISC-V and Web3 Generated with ChatGPT-4
by: Victor Takashi Hayashi, et al.
Published: (2024-06-01)

A Heterogeneous RISC-V Processor for Efficient DNN Application in Smart Sensing System
by: Haifeng Zhang, et al.
Published: (2021-09-01)