Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm
Packet classification is a ubiquitous and key building block for many critical network devices. However, it remains as one of the main bottlenecks faced when designing fast network devices. In this paper, we propose a novel Group Based Search packet classification Algorithm (GBSA) that is scalable,...
| Published in: | International Journal of Reconfigurable Computing |
|---|---|
| Main Authors: | O. Ahmed, S. Areibi, G. Grewal |
| Format: | Article |
| Language: | English |
| Published: |
Wiley
2013-01-01
|
| Online Access: | http://dx.doi.org/10.1155/2013/681894 |
Similar Items
Corrigendum to “Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm”
by: O. Ahmed, et al.
Published: (2018-01-01)
by: O. Ahmed, et al.
Published: (2018-01-01)
An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization
by: O. Ahmed, et al.
Published: (2013-01-01)
by: O. Ahmed, et al.
Published: (2013-01-01)
Corrigendum to “An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization”
by: O. Ahmed, et al.
Published: (2018-01-01)
by: O. Ahmed, et al.
Published: (2018-01-01)
PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability
by: O. Ahmed, et al.
Published: (2011-01-01)
by: O. Ahmed, et al.
Published: (2011-01-01)
Corrigendum to “PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability”
by: O. Ahmed, et al.
Published: (2018-01-01)
by: O. Ahmed, et al.
Published: (2018-01-01)
Hardware Implementation of IP Packet Filtering in FPGA
by: Ana Cholakoska, et al.
Published: (2019-03-01)
by: Ana Cholakoska, et al.
Published: (2019-03-01)
FPGA Implementation of IP Packet Header Parsing Hardware
by: Danijela Efnusheva, et al.
Published: (2017-03-01)
by: Danijela Efnusheva, et al.
Published: (2017-03-01)
Packet Classification by Multilevel Cutting of the Classification Space: An Algorithmic-Architectural Solution for IP Packet Classification in Next Generation Networks
by: Motasem Aldiab, et al.
Published: (2008-01-01)
by: Motasem Aldiab, et al.
Published: (2008-01-01)
A Fast, Smart Packet Classification Algorithm Based on Decomposition
by: Chuanhong Li, et al.
Published: (2020-01-01)
by: Chuanhong Li, et al.
Published: (2020-01-01)
Research on Multi-Dimensional Packet Classification Algorithm
by: Hanbing Liu, et al.
Published: (2014-12-01)
by: Hanbing Liu, et al.
Published: (2014-12-01)
Research on Multi-Dimensional Packet Classification Algorithm
by: Hanbing Liu, et al.
Published: (2014-12-01)
by: Hanbing Liu, et al.
Published: (2014-12-01)
ITOC: An Improved Trie-Based Algorithm for Online Packet Classification
by: Yifei Li, et al.
Published: (2021-09-01)
by: Yifei Li, et al.
Published: (2021-09-01)
Hardware nanosecond‐precision timestamping for line‐rate packet capture
by: Xiaoying Huang
Published: (2024-05-01)
by: Xiaoying Huang
Published: (2024-05-01)
A Heterogeneous Hardware Accelerator for Image Classification in Embedded Systems
by: Ignacio Pérez, et al.
Published: (2021-04-01)
by: Ignacio Pérez, et al.
Published: (2021-04-01)
Comparison Study Of Packet Classification Algorithms In Wired Networks
by: Marwan Salim Mahmoud, et al.
Published: (2012-03-01)
by: Marwan Salim Mahmoud, et al.
Published: (2012-03-01)
Efficent-cutting packet classification algorithm based on the statistical decision tree
by: Li-nan CHEN, et al.
Published: (2014-10-01)
by: Li-nan CHEN, et al.
Published: (2014-10-01)
Efficent-cutting packet classification algorithm based on the statistical decision tree
by: Li-nan CHEN, et al.
Published: (2014-10-01)
by: Li-nan CHEN, et al.
Published: (2014-10-01)
Interference-assisted energy harvesting short packet communications with hardware impairments
by: Dechuan Chen, et al.
Published: (2024-01-01)
by: Dechuan Chen, et al.
Published: (2024-01-01)
Flexible Software-Defined Packet Processing Using Low-Area Hardware
by: Hesam Zolfaghari, et al.
Published: (2020-01-01)
by: Hesam Zolfaghari, et al.
Published: (2020-01-01)
Toolflow for the algorithm-hardware co-design of memristive ANN accelerators
by: Malte Wabnitz, et al.
Published: (2023-10-01)
by: Malte Wabnitz, et al.
Published: (2023-10-01)
Optimizing Hardware Resource Utilization for Accelerating the NTRU-KEM Algorithm
by: Yongseok Lee, et al.
Published: (2023-12-01)
by: Yongseok Lee, et al.
Published: (2023-12-01)
Improved packet classification algorithm based on multidimensional space dynamic division and RFC
by: Xiaoyu CHEN, et al.
Published: (2018-03-01)
by: Xiaoyu CHEN, et al.
Published: (2018-03-01)
Improved packet classification algorithm based on multidimensional space dynamic division and RFC
by: CHEN Xiaoyu, LU Yueming
Published: (2018-03-01)
by: CHEN Xiaoyu, LU Yueming
Published: (2018-03-01)
Short-Packet Communications in Multi-Antenna Cooperative NOMA Networks with Hardware Impairments
by: Xingang Zhang, et al.
Published: (2025-09-01)
by: Xingang Zhang, et al.
Published: (2025-09-01)
A novel solution for controlling hardware components of accelerators and beamlines
by: Igor Khokhriakov, et al.
Published: (2022-05-01)
by: Igor Khokhriakov, et al.
Published: (2022-05-01)
Hardware Accelerated Sequence Alignment with Traceback
by: Scott Lloyd, et al.
Published: (2009-01-01)
by: Scott Lloyd, et al.
Published: (2009-01-01)
Packets flow watermarking method based on the inter-packet delay with smooth crossed grouping
by: Hua JIN, et al.
Published: (2017-10-01)
by: Hua JIN, et al.
Published: (2017-10-01)
Packets flow watermarking method based on the inter-packet delay with smooth crossed grouping
by: Hua JIN, et al.
Published: (2017-10-01)
by: Hua JIN, et al.
Published: (2017-10-01)
Hardware-friendly compression and hardware acceleration for transformer: A survey
by: Shizhen Huang, et al.
Published: (2022-08-01)
by: Shizhen Huang, et al.
Published: (2022-08-01)
A Hardware Architecture of a Dynamic Ranking Packet Scheduler for Programmable Network Devices
by: Mostafa Elbediwy, et al.
Published: (2023-01-01)
by: Mostafa Elbediwy, et al.
Published: (2023-01-01)
An Efficient Evolutionary Task Scheduling/Binding Framework for Reconfigurable Systems
by: A. Al-Wattar, et al.
Published: (2016-01-01)
by: A. Al-Wattar, et al.
Published: (2016-01-01)
Research on packet convergence sublayer classification algorithm for WiMAX system
by: ZHANG Qing-bo1, et al.
Published: (2010-01-01)
by: ZHANG Qing-bo1, et al.
Published: (2010-01-01)
Research on packet convergence sublayer classification algorithm for WiMAX system
by: ZHANG Qing-bo1, et al.
Published: (2010-01-01)
by: ZHANG Qing-bo1, et al.
Published: (2010-01-01)
FPGA Hardware Acceleration of AI Models for Real-Time Breast Cancer Classification
by: Ayoub Mhaouch, et al.
Published: (2025-04-01)
by: Ayoub Mhaouch, et al.
Published: (2025-04-01)
Hardware for Deep Learning Acceleration
by: Choongseok Song, et al.
Published: (2024-10-01)
by: Choongseok Song, et al.
Published: (2024-10-01)
Hardware Acceleration for Deep Learning
by: David Bisant
Published: (2026-04-01)
by: David Bisant
Published: (2026-04-01)
Performance analysis of IRS aided downlink NOMA short-packet communication with hardware impairment
by: Lei YUAN, et al.
Published: (2023-11-01)
by: Lei YUAN, et al.
Published: (2023-11-01)
Performance analysis of IRS aided downlink NOMA short-packet communication with hardware impairment
by: Lei YUAN, et al.
Published: (2023-11-01)
by: Lei YUAN, et al.
Published: (2023-11-01)
An Adaptive Throughput-First Packet Scheduling Algorithm for DPDK-Based Packet Processing Systems
by: Chuanhong Li, et al.
Published: (2021-03-01)
by: Chuanhong Li, et al.
Published: (2021-03-01)
A Fast Firewall Packet Classification Algorithm Using Unit Space Partitions
by: Yuzhu CHENG, et al.
Published: (2018-07-01)
by: Yuzhu CHENG, et al.
Published: (2018-07-01)
Similar Items
-
Corrigendum to “Hardware Accelerators Targeting a Novel Group Based Packet Classification Algorithm”
by: O. Ahmed, et al.
Published: (2018-01-01) -
An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization
by: O. Ahmed, et al.
Published: (2013-01-01) -
Corrigendum to “An Impulse-C Hardware Accelerator for Packet Classification Based on Fine/Coarse Grain Optimization”
by: O. Ahmed, et al.
Published: (2018-01-01) -
PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability
by: O. Ahmed, et al.
Published: (2011-01-01) -
Corrigendum to “PCIU: Hardware Implementations of an Efficient Packet Classification Algorithm with an Incremental Update Capability”
by: O. Ahmed, et al.
Published: (2018-01-01)
