An Analytical Comparison of Locally-Connected Reconfigurable Neural Network Architectures Using a C. elegans Locomotive Model

The scale of modern neural networks is growing rapidly, with direct hardware implementations providing significant speed and energy improvements over their software counterparts. However, these hardware implementations frequently assume global connectivity between neurons and thus suffer from commun...

Full description

Bibliographic Details
Published in:	Computers
Main Authors:	Jonathan Graham-Harper-Cater, Benjamin Metcalfe, Peter Wilson
Format:	Article
Language:	English
Published:	MDPI AG 2018-08-01
Subjects:	reconfigurable architecture neural-network neuromorphic FPGA C. elegans
Online Access:	http://www.mdpi.com/2073-431X/7/3/43

Similar Items

Multi‐Modal Locomotion of Caenorhabditis elegans by Magnetic Reconfiguration of 3D Microtopography
by: Jeong Eun Park, et al.
Published: (2022-12-01)

A reconfigurable and compact subpipelined architecture for AES encryption and decryption
by: Ke Li, et al.
Published: (2023-01-01)

A Model-Driven Platform for Dynamic Partially Reconfigurable Architectures: A Case Study of a Watermarking System
by: Roukaya Dalbouchi, et al.
Published: (2023-02-01)

Reconfigurable buffer mechanism in switch fabric design
by: Hui-qun HUANG, et al.
Published: (2012-10-01)

Reconfigurable buffer mechanism in switch fabric design
by: Hui-qun HUANG, et al.
Published: (2012-10-01)

Dynamically Scalable NoC Architecture for Implementing Run-Time Reconfigurable Applications
by: Qaiser Ijaz, et al.
Published: (2023-10-01)

A Dynamic Reconfigurable Architecture for Hybrid Spiking and Convolutional FPGA-Based Neural Network Designs
by: Hasan Irmak, et al.
Published: (2021-08-01)

Low-latency hierarchical routing of reconfigurable neuromorphic systems
by: Samalika Perera, et al.
Published: (2025-02-01)

Design and implementation of partial dynamically reconfigurable FPGA process scheduling
by: Qian Hongwen, et al.
Published: (2023-03-01)

An Integrated Approach and Tool Support for the Design of FPGA-Based Multi-Grain Reconfigurable Systems
by: Rafael Zamacola, et al.
Published: (2020-01-01)

3DRA: Dynamic Data-Driven Reconfigurable Architecture
by: Jinho Lee, et al.
Published: (2023-01-01)

Revisiting the High-Performance Reconfigurable Computing for Future Datacenters
by: Qaiser Ijaz, et al.
Published: (2020-04-01)

A Reconfigurable Architecture for Industrial Control Systems: Overview and Challenges
by: Lisi Liu, et al.
Published: (2024-11-01)

Reconfiguration Technology and Future Network Architecture
by: Julong Lan, et al.
Published: (2013-08-01)

Reconfiguration Technology and Future Network Architecture
by: Julong Lan, et al.
Published: (2013-08-01)

Field-Programmable Gate Array Architecture for the Discrete Orthonormal Stockwell Transform (DOST) Hardware Implementation
by: Martin Valtierra-Rodriguez, et al.
Published: (2024-08-01)

Efficient Dynamic Reconfigurable CNN Accelerator for Edge Intelligence Computing on FPGA
by: Kaisheng Shi, et al.
Published: (2023-03-01)

Reconfigurable Multiband Antenna Booster Architecture for Different Environments
by: Alejandro Fernandez, et al.
Published: (2023-01-01)

Neuromorphic Artificial Vision Systems Based on Reconfigurable Ion‐Modulated Memtransistors
by: Zhen Yang, et al.
Published: (2023-08-01)

Efficient reconfigurable regions management method for adaptive and dynamic FPGA based systems
by: Marwa Hannachi, et al.
Published: (2017-11-01)

Dynamic Partial Reconfiguration Project for the Anti-single Event Effect Based on the Soft Error Mitigation
by: XIE Da;DONG Yiping;WANG Lan;CAO Jinde;GUO Junjie
Published: (2020-03-01)

Advances in Multi‐Terminal Transistors as Reconfigurable Interconnections for Neuromorphic Sensing and Processing
by: Si En Ng, et al.
Published: (2024-02-01)

Automatic Compilation of CNN on Reconfigurable Array Processor Based on Scalable Instruction Group Library
by: Yuancheng Li, et al.
Published: (2023-01-01)

Improved Real-Time SPGA Algorithm and Hardware Processing Architecture for Small UAVs
by: Huan Wang, et al.
Published: (2025-06-01)

Miniaturized 3‐bit frequency‐reconfigurable monopole antenna with a meander line
by: Xueyang Hu, et al.
Published: (2023-12-01)

Hydrogel‐Reactive‐Microenvironment Powering Reconfiguration of Polymer Architectures
by: Pengchao Liu, et al.
Published: (2024-06-01)

Optimization of reconfigurable SM2 algorithm over prime filed
by: Bin LI, et al.
Published: (2022-03-01)

Optimization of reconfigurable SM2 algorithm over prime filed
by: Bin LI, et al.
Published: (2022-03-01)

FPGA Implementation of Modified Reconfigurable Adaptive Gain Scheduling Controller
by: Ali Wheed, et al.
Published: (2021-07-01)

A Framework for Hardware-Accelerated Services Using Partially Reconfigurable SoCs
by: MACHIDON, O. M., et al.
Published: (2016-05-01)

An Optimization on the Neuronal Networks Based on the ADEX Biological Model in Terms of LUT-State Behaviors: Digital Design and Realization on FPGA Platforms
by: Yule Wang, et al.
Published: (2022-07-01)

An Integrated Method for Selecting Architecture Alternatives and Reconfiguration Options Towards System-of-Systems Resilience
by: Zhemei Fang, et al.
Published: (2024-12-01)

Modelling and Control of a Reconfigurable Robot for Achieving Reconfiguration and Locomotion with Different Shapes
by: S. M. Bhagya P. Samarakoon, et al.
Published: (2021-08-01)

TREE: Bridging the gap between reconfigurable computing and secure execution
by: Sérgio Pereira, et al.
Published: (2025-06-01)

FLP-15 modulates the amplitude of body-bends during locomotion in Caenorhabditis elegans
by: Umer Saleem Bhat, et al.
Published: (2025-10-01)

A Survey on FPGA-Based Heterogeneous Clusters Architectures
by: Werner Florian Samayoa, et al.
Published: (2023-01-01)

Hardware Implementations of a Deep Learning Approach to Optimal Configuration of Reconfigurable Intelligence Surfaces
by: Alberto Martín-Martín, et al.
Published: (2024-01-01)

Synaptic polarity of the interneuron circuit controlling C. elegans locomotion
by: Franciszek eRakowski, et al.
Published: (2013-10-01)

Synthesis Optimization of Arithmetic Circuits on Coarse-Grain Reconfigurable Architecture
by: Samaneh Emami, et al.
Published: (2022-06-01)

Reconfigurable Hardware Technology Application in Servo Control Systems
by: SZÁSZ Csaba
Published: (2024-05-01)