Performance evaluation of high speed compressors for high speed multipliers
This paper describes high speed compressors for high speed parallel multipliers like Booth Multiplier, Wallace Tree Multiplier in Digital Signal Processing (DSP). This paper presents 4-3, 5-3, 6-3 and 7-3 compressors for high speed multiplication. These compressors reduce vertical critical...
| Published in: | Serbian Journal of Electrical Engineering |
|---|---|
| Main Authors: | Nirlakalla Ravi, Subba Rao Thota, Jayachandra-Prasad Talari |
| Format: | Article |
| Language: | English |
| Published: |
Faculty of Technical Sciences in Cacak
2011-01-01
|
| Subjects: | |
| Online Access: | http://www.doiserbia.nb.rs/img/doi/1451-4869/2011/1451-48691103293N.pdf |
Similar Items
Design of low power high-speed full, swing 11T CNTFET adder
by: B. Anjaneyulu, et al.
Published: (2024-06-01)
by: B. Anjaneyulu, et al.
Published: (2024-06-01)
Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs
by: Avireni Bhargav, et al.
Published: (2021-12-01)
by: Avireni Bhargav, et al.
Published: (2021-12-01)
Neoteric Design Power Sustained 3-Bit Asynchronous Counter Using CNFET Based MCML Topology
by: Ramsha Suhail, et al.
Published: (2022-01-01)
by: Ramsha Suhail, et al.
Published: (2022-01-01)
Design of efficient multiplier with low power and high-speed using PTL (Pass Transistor Logic)
by: D. Satyanarayana, et al.
Published: (2025-06-01)
by: D. Satyanarayana, et al.
Published: (2025-06-01)
CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
by: Seyedehsomayeh Hatefinasab
Published: (2016-12-01)
by: Seyedehsomayeh Hatefinasab
Published: (2016-12-01)
Designing a Novel high-speed ternary-logic multiplier using GNRFET Technology
by: Zahra Rohani, et al.
Published: (2023-01-01)
by: Zahra Rohani, et al.
Published: (2023-01-01)
An optimized design of delay-and energy-efficient Booth multiplier
by: Ahsan Rafiq, et al.
Published: (2024-09-01)
by: Ahsan Rafiq, et al.
Published: (2024-09-01)
Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits
by: C. Venkataiah, et al.
Published: (2023-01-01)
by: C. Venkataiah, et al.
Published: (2023-01-01)
High-Capacity Data Processing with FPGA-Based Multiplication Algorithms and the Design of a High-Speed LUT Multiplier
by: Kenan Baysal, et al.
Published: (2023-12-01)
by: Kenan Baysal, et al.
Published: (2023-12-01)
Evaluation of Temperature, Disturbance and Noise Effect in Full Adders Based on GDI Method
by: Hashem Arfavi, et al.
Published: (2024-02-01)
by: Hashem Arfavi, et al.
Published: (2024-02-01)
Tolerant and low power subtractor with 4:2 compressor and a new TG‐PTL‐float full adder cell
by: Ayoub Sadeghi, et al.
Published: (2022-09-01)
by: Ayoub Sadeghi, et al.
Published: (2022-09-01)
HIGH-SPEED MULTIPLIER DESIGN BASED ON AN OPTIMIZED PARALLEL PREFIX TREE ARCHITECTURE
by: D. V. N. Bharathi, et al.
Published: (2025-06-01)
by: D. V. N. Bharathi, et al.
Published: (2025-06-01)
LHCA: a new low-power, high-speed carry skip adder using hybrid memristor-MOS logic
by: Ramesh Kumar, et al.
Published: (2025-05-01)
by: Ramesh Kumar, et al.
Published: (2025-05-01)
Efficient Design of Reversible Adder and Multiplier Using Peres Gates
by: Premanand K. Kadbe, et al.
Published: (2024-10-01)
by: Premanand K. Kadbe, et al.
Published: (2024-10-01)
A novel energy efficient 4-bit vedic multiplier using modified GDI approach at 32 nm technology
by: K. Nishanth Rao, et al.
Published: (2024-05-01)
by: K. Nishanth Rao, et al.
Published: (2024-05-01)
Novel High-Speed Turbo Compressor With Integrated Inverter for Fuel Cell Air Supply
by: Michael Antivachis, et al.
Published: (2021-02-01)
by: Michael Antivachis, et al.
Published: (2021-02-01)
Lessons Learned for Developing an Effective High-Speed Research Compressor Facility
by: Nicholas J. Kormanik, et al.
Published: (2024-11-01)
by: Nicholas J. Kormanik, et al.
Published: (2024-11-01)
PERFORMANCE ANALYSIS OF POWER GATING TECHNIQUES IN 4-BIT SISO SHIFT REGISTER CIRCUITS
by: K. NEHRU, et al.
Published: (2017-12-01)
by: K. NEHRU, et al.
Published: (2017-12-01)
An Experimental Facility with the High-Speed Moving Endwall for Axial Compressor Leakage Flow Research
by: Hefang Deng, et al.
Published: (2023-02-01)
by: Hefang Deng, et al.
Published: (2023-02-01)
High-Speed and Energy-Efficient Carry Look-Ahead Adder
by: Padmanabhan Balasubramanian, et al.
Published: (2022-08-01)
by: Padmanabhan Balasubramanian, et al.
Published: (2022-08-01)
Analysis of Blade Aspect Ratio’s Influence on High-Speed Axial Compressor Performance
by: Lucilene Silva, et al.
Published: (2024-03-01)
by: Lucilene Silva, et al.
Published: (2024-03-01)
Prediction of Variable-speed Compressor Power Based on Particle Swarm Optimization and Back Propagation Neural Network
by: Gong Qijian, et al.
Published: (2020-01-01)
by: Gong Qijian, et al.
Published: (2020-01-01)
Dynamics Analysis of the Integral Centrifugal Compressor High-speed Shaft Rotor
by: Yang Linjie, et al.
Published: (2016-01-01)
by: Yang Linjie, et al.
Published: (2016-01-01)
Two novel low-power and high-speed dynamic carbon nanotube full-adder cells
by: Eshghi Mohammad, et al.
Published: (2011-01-01)
by: Eshghi Mohammad, et al.
Published: (2011-01-01)
The Characteristics and Mechanisms of High-Intensity Sound in a High-Speed Multistage Compressor
by: Fengtong Zhao, et al.
Published: (2022-07-01)
by: Fengtong Zhao, et al.
Published: (2022-07-01)
A Parametric Blade Design Method for High-Speed Axial Compressor
by: Hengtao Shi
Published: (2021-09-01)
by: Hengtao Shi
Published: (2021-09-01)
Post algebras and ternary adders
by: Daniel Etiemble
Published: (2023-03-01)
by: Daniel Etiemble
Published: (2023-03-01)
Low-Power, High-Speed Adder Circuit Utilizing Current-Starved Inverters in 22 nm FDSOI
by: Jeff Dix
Published: (2025-01-01)
by: Jeff Dix
Published: (2025-01-01)
Efficient 22 nm GNRFET PTLA using low power trimode technique for high speed processor
by: Sneha Arora, et al.
Published: (2025-04-01)
by: Sneha Arora, et al.
Published: (2025-04-01)
Theoretical and Numerical Research on High-Speed Small Refrigeration Twin-Screw Compressor
by: Kai Ma, et al.
Published: (2025-03-01)
by: Kai Ma, et al.
Published: (2025-03-01)
Analysis of 3D Transient Flow in a High-Speed Scroll Refrigeration Compressor
by: Xiaoran Li, et al.
Published: (2023-03-01)
by: Xiaoran Li, et al.
Published: (2023-03-01)
An Optimization Study of Circumferential Groove Casing Treatment in a High-Speed Axial Flow Compressor
by: Wenhao Liu, et al.
Published: (2024-07-01)
by: Wenhao Liu, et al.
Published: (2024-07-01)
Performance Analysis of a Reciprocating Refrigeration Compressor Under Variable Operating Speeds
by: Willian T. F. D. da Silva, et al.
Published: (2025-07-01)
by: Willian T. F. D. da Silva, et al.
Published: (2025-07-01)
Performance Assessment and Optimization of the Ultra-High Speed Air Compressor in Hydrogen Fuel Cell Vehicles
by: Ting Shi, et al.
Published: (2024-02-01)
by: Ting Shi, et al.
Published: (2024-02-01)
Design of High Speed BCD Adder Using CMOS Technology
by: Abdelsalam Al Share, et al.
Published: (2023-01-01)
by: Abdelsalam Al Share, et al.
Published: (2023-01-01)
Método de análise de maturidade e priorização de melhorias na gestão do Processo de Desenvolvimento de Produtos A method for maturity measurement and ranking of improvement projects in Product Development Management
by: Carlos Alberto Cristofari Júnior, et al.
Published: (2010-09-01)
by: Carlos Alberto Cristofari Júnior, et al.
Published: (2010-09-01)
Analysis and Design of High Speed 4-2 Compressor in CMOS Technology for High Speed Multipliers
by: Ali Rahnamaei, et al.
Published: (2024-02-01)
by: Ali Rahnamaei, et al.
Published: (2024-02-01)
High Speed and Less Area Efficient Montgomery Modular Multiplication for VLSI Applications
by: Sreenivasa Murthy K.E., et al.
Published: (2024-01-01)
by: Sreenivasa Murthy K.E., et al.
Published: (2024-01-01)
Effect of rotor blade tip clearance on aerodynamic performance of high-speed multi-stage axial compressor
by: Ryosuke SEKI
Published: (2023-12-01)
by: Ryosuke SEKI
Published: (2023-12-01)
A Novel High-Speed and Low-PDP Approximate Full Adder Cell for Image Blending
by: Seyed Hossein Shahrokhi, et al.
Published: (2023-06-01)
by: Seyed Hossein Shahrokhi, et al.
Published: (2023-06-01)
Similar Items
-
Design of low power high-speed full, swing 11T CNTFET adder
by: B. Anjaneyulu, et al.
Published: (2024-06-01) -
Design and Analysis of Low-Power and High Speed Approximate Adders Using CNFETs
by: Avireni Bhargav, et al.
Published: (2021-12-01) -
Neoteric Design Power Sustained 3-Bit Asynchronous Counter Using CNFET Based MCML Topology
by: Ramsha Suhail, et al.
Published: (2022-01-01) -
Design of efficient multiplier with low power and high-speed using PTL (Pass Transistor Logic)
by: D. Satyanarayana, et al.
Published: (2025-06-01) -
CNTFET-Based Design of a High-Efficient Full Adder Using XOR Logic
by: Seyedehsomayeh Hatefinasab
Published: (2016-12-01)
