Text this: FPGA Implementation of Efficient Adaptive Filter Incorporating Systolic Architecture