AESware: Developing AES-enabled low-power multicore processors leveraging open RISC-V cores with a shared lightweight AES accelerator

As open-source RISC-V cores continue to be released, the development of low-power multicore processors utilizing these cores is invigorating the edge/IoT device market. Nevertheless, comprehensive research on developing low-power multicore processors with integrated security features using existing...

Full description

Bibliographic Details
Published in:	Engineering Science and Technology, an International Journal
Main Authors:	Eunjin Choi, Jina Park, Kyuseung Han, Woojoo Lee
Format:	Article
Language:	English
Published:	Elsevier 2024-12-01
Subjects:	Edge device AES RISC-V Embedded processor Multi-core processor architecture FPGA prototyping
Online Access:	http://www.sciencedirect.com/science/article/pii/S2215098624002805

Similar Items

An Educational RISC-V-Based 16-Bit Processor
by: Jecel Mattos de Assumpção, et al.
Published: (2024-11-01)

Design and implementation of an ASIP-based cryptography processor for AES, IDEA, and MD5
by: Karim Shahbazi, et al.
Published: (2017-08-01)

The Design of Optimized RISC Processor for Edge Artificial Intelligence Based on Custom Instruction Set Extension
by: Hyun Woo Oh, et al.
Published: (2023-01-01)

A Programmable Crypto-Processor for National Institute of Standards and Technology Post-Quantum Cryptography Standardization Based on the RISC-V Architecture
by: Jihye Lee, et al.
Published: (2023-11-01)

FAC-V: An FPGA-Based AES Coprocessor for RISC-V
by: Tiago Gomes, et al.
Published: (2022-09-01)

Research and Design of Embedded RISC-V Out-of-Order Execution Processor
by: LI Yuqian, JIAO Jiye, LIU Youyao, HAO Zhenhe
Published: (2021-02-01)

FPGA-based prototyping of IEEE 802.11a base band processor
by: Dramićanin Dejan M., et al.
Published: (2004-01-01)

Real-Time Optimization of RISC-V Processors Based on Branch Prediction and Division Data Dependency
by: Zhiwei Jin, et al.
Published: (2025-01-01)

Design of Ultra-Low-Power RISC-V Dedicated Processor for IToF Sensor
by: HUANG Zhengwei, LIU Hongwei, XU Yuan
Published: (2022-09-01)

In-Pipeline Processor Protection against Soft Errors
by: Ján Mach, et al.
Published: (2023-05-01)

Energy Efficient Dual Issue Embedded Processor
by: Hanni Lozano, et al.
Published: (2016-01-01)

Design Exploration of AES Accelerators on FPGAs and GPUs
by: Vincenzo Conti, et al.
Published: (2017-03-01)

Task Mapping and Scheduling on RISC-V MIMD Processor With Vector Accelerator Using Model-Based Parallelization
by: Shanwen Wu, et al.
Published: (2024-01-01)

A RISC-V Fault-Tolerant Soft-Processor Based on Full/Partial Heterogeneous Dual-Core Protection
by: Francesco Vigli, et al.
Published: (2024-01-01)

Space Vector Pulse Width Modulation for High-Speed Induction Motor Implemented in Nios II Softcore Processor
by: Chojowski Maciej
Published: (2018-12-01)

Design of SoC System for Convolution Acceleration Based on RISC-V Processor
by: ZHANG Kunning, ZHAO Shuo, HE Hu, DENG Ning, YANG Xu
Published: (2021-04-01)

Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor
by: Binh Kieu Do-Nguyen, et al.
Published: (2023-01-01)

Data Partitioning and Asynchronous Processing to Improve the Embedded Software Performance on Multicore Processors
by: Phuc Bui, et al.
Published: (2022-03-01)

RISC Conversions for LNS Arithmetic in Embedded Systems
by: Peter Drahoš, et al.
Published: (2020-07-01)

Fast Processing RNA-Seq on Multicore Processor
by: Lee Jia Bin, et al.
Published: (2021-12-01)

Special Instruction Set Processor for Convolutional Neural Network Based on RISC-V
by: LIAO Hansong, WU Zhaohui, LI Bin
Published: (2021-07-01)

Design and implementation of a dynamic deployment based on heterogeneous processor
by: Qian Hongwen, et al.
Published: (2024-01-01)

Optimised Extension of an Ultra-Low-Power RISC-V Processor to Support Lightweight Neural Network Models
by: Qiankun Liu, et al.
Published: (2025-04-01)

Comparative analysis of different AES implementation techniques for efficient resource usage and better performance of an FPGA
by: Umer Farooq, et al.
Published: (2017-07-01)

A Low-Latency Divider Design for Embedded Processors
by: Xiaotong Wei, et al.
Published: (2022-03-01)

Simulations between Three Types of Networks of Splicing Processors
by: José Ramón Sánchez Couso, et al.
Published: (2021-06-01)

Polara-Keras2c: Supporting Vectorized AI Models on RISC-V Edge Devices
by: Nizar El Zarif, et al.
Published: (2024-01-01)

Design of an SoC Based on 32-Bit RISC-V Processor with Low-Latency Lightweight Cryptographic Cores in FPGA
by: Khai-Minh Ma, et al.
Published: (2023-05-01)

Implementation of FPGA based 32-bit RISC-V processor
by: Kamer Kırali, et al.
Published: (2025-10-01)

Elliptic-Curve Crypto Processor for RFID Applications
by: Muhammad Rashid, et al.
Published: (2021-07-01)

Efficient AES-XTS Pipelined Implementation on FPGA
by: Shakil Ahmed, et al.
Published: (2014-12-01)

Energy efficient task scheduling for heterogeneous multicore processors in edge computing
by: Yanchun Liu, et al.
Published: (2025-04-01)

Large Field-Size Elliptic Curve Processor for Area-Constrained Applications
by: Muhammad Rashid, et al.
Published: (2023-01-01)

IMPLEMENTED RECONFIGURABLE CACHE MEMORY ARCHITECTURE BASED ON 32-BITS MIPS PROCESSOR
by: Aqeel Al-Hilali
Published: (2024-12-01)

Performance Analysis of a Scalable Algorithm for 3D Linear Transforms on Supercomputer with Intel Processors/Co-Processors
by: Lirkov Ivan
Published: (2020-12-01)

Area-Efficient Realization of Binary Elliptic Curve Point Multiplication Processor for Cryptographic Applications
by: Amer Aljaedi, et al.
Published: (2023-06-01)

Enhancing Solar Convection Analysis With Multi‐Core Processors and GPUs
by: Arash Heidari, et al.
Published: (2025-01-01)

Architectural and Technological Approaches for Efficient Energy Management in Multicore Processors
by: Claudiu Buduleci, et al.
Published: (2024-03-01)

Risk of misidentifying the role of the controller and processor and its consequences for the organization
by: Radosław Mieszała
Published: (2024-09-01)

Analysis of possibilities of FPGA-implementation for multiplication operations in the Galois field
by: E. V. Listopad
Published: (2019-06-01)