Developed ternary processor units based on analog models of ternary logic elements
Background and Objectives: The transition of digital technology from a binary base to a ternary number system, that is, the use of three possible states within one digit – false/uncertain/true – allows one to obtain a number of advantages and, in general, provides a real opportun...
| Published in: | Известия Саратовского университета. Новая серия: Физика |
|---|---|
| Main Authors: | Semenov, Andrey Andreevich, Venig, Sergey Borisovich, Dronkin, Alexei S. |
| Format: | Article |
| Language: | English |
| Published: |
Saratov State University
2025-06-01
|
| Subjects: | |
| Online Access: | https://fizika.sgu.ru/sites/fizika.sgu.ru/files/text-pdf/2025/06/fizika-2025-2-82-92.pdf |
Similar Items
Analog models for ternary combinational logic elements
by: Semenov, Andrey Andreevich, et al.
Published: (2024-12-01)
by: Semenov, Andrey Andreevich, et al.
Published: (2024-12-01)
Two Efficient Ternary Adder Designs Based On CNFET Technology
by: Masoud Mahjoubi, et al.
Published: (2021-06-01)
by: Masoud Mahjoubi, et al.
Published: (2021-06-01)
Ternary Full Adder Designs Employing Unary Operators and Ternary Multiplexers
by: Ramzi A. Jaber, et al.
Published: (2023-05-01)
by: Ramzi A. Jaber, et al.
Published: (2023-05-01)
Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs
by: Hyundong Lee, et al.
Published: (2025-01-01)
by: Hyundong Lee, et al.
Published: (2025-01-01)
New ternary decoders using hybrid memristor-MOS logic
by: Ramesh Kumar, et al.
Published: (2025-06-01)
by: Ramesh Kumar, et al.
Published: (2025-06-01)
Ternary Logic Design Based on Novel Tunneling-Drift-Diffusion Field-Effect Transistors
by: Bin Lu, et al.
Published: (2025-08-01)
by: Bin Lu, et al.
Published: (2025-08-01)
Noise tolerant and power optimized ternary combinational circuits for arithmetic logic unit
by: Katyayani Chauhan, et al.
Published: (2025-03-01)
by: Katyayani Chauhan, et al.
Published: (2025-03-01)
An efficient ternary serial adder based on carbon nanotube FETs
by: Mohammad Hossein Moaiyeri, et al.
Published: (2016-03-01)
by: Mohammad Hossein Moaiyeri, et al.
Published: (2016-03-01)
Design of Ternary Logic and Arithmetic Circuits Using GNRFET
by: Zarin Tasnim Sandhie, et al.
Published: (2020-01-01)
by: Zarin Tasnim Sandhie, et al.
Published: (2020-01-01)
Features of programming in DSSP for the ternary machine
by: Alexey А. Burtsev
Published: (2017-12-01)
by: Alexey А. Burtsev
Published: (2017-12-01)
Design and Application of Memristive Balanced Ternary Univariate Logic Circuit
by: Xiaoyuan Wang, et al.
Published: (2023-09-01)
by: Xiaoyuan Wang, et al.
Published: (2023-09-01)
An RTL-Based General Synthesis Methodology for Device-Independent Ternary Logic Circuits
by: Hanmok Park, et al.
Published: (2025-01-01)
by: Hanmok Park, et al.
Published: (2025-01-01)
Reliably In‐Memory Ternary Stateful Logic Computing Based on Tri‐State Memristors with High On/Off Ratio
by: Junqi You, et al.
Published: (2025-09-01)
by: Junqi You, et al.
Published: (2025-09-01)
Novel Ternary Logic Gates Design in Nanoelectronics
by: Sajjad Etezadi, et al.
Published: (2019-01-01)
by: Sajjad Etezadi, et al.
Published: (2019-01-01)
Design and Simulation of Balanced Ternary Priority Encoder
by: Aadarsh Ganesh Goenka, et al.
Published: (2024-08-01)
by: Aadarsh Ganesh Goenka, et al.
Published: (2024-08-01)
Performance analysis of 4-bit ternary adder and multiplier using CNTFET for high speed arithmetic circuits
by: C. Venkataiah, et al.
Published: (2023-01-01)
by: C. Venkataiah, et al.
Published: (2023-01-01)
Ternary encoder and decoder designs in RRAM and CNTFET technologies
by: Shams Ul Haq, et al.
Published: (2024-03-01)
by: Shams Ul Haq, et al.
Published: (2024-03-01)
TPCSA-MRAM: Ternary Precharge Sense Amplifier-Based MRAM
by: Mohammad Mahdi Mazaheri, et al.
Published: (2024-01-01)
by: Mohammad Mahdi Mazaheri, et al.
Published: (2024-01-01)
Comprehensive survey of ternary full adders: Statistics, corrections, and assessments
by: Sarina Nemati, et al.
Published: (2023-05-01)
by: Sarina Nemati, et al.
Published: (2023-05-01)
Designing a Novel high-speed ternary-logic multiplier using GNRFET Technology
by: Zahra Rohani, et al.
Published: (2023-01-01)
by: Zahra Rohani, et al.
Published: (2023-01-01)
TERNARY ∗-BANDS ARE GLOBALLY DETERMINED
by: Indrani Dutta, et al.
Published: (2023-07-01)
by: Indrani Dutta, et al.
Published: (2023-07-01)
Ternary combinational logic gate design based on tri-valued memristors
by: Xiao-Jing Li, et al.
Published: (2023-10-01)
by: Xiao-Jing Li, et al.
Published: (2023-10-01)
Genetic Synthesis of New Reversible/Quantum Ternary Comparator
by: DEIBUK, V., et al.
Published: (2015-08-01)
by: DEIBUK, V., et al.
Published: (2015-08-01)
Ternary computing using a novel spintronic multi-operator logic-in-memory architecture
by: Amirhossein Fathollahi, et al.
Published: (2025-03-01)
by: Amirhossein Fathollahi, et al.
Published: (2025-03-01)
THE CLASS OF PERFECT TERNARY ARRAYS
by: A. V. Sokolov, et al.
Published: (2018-08-01)
by: A. V. Sokolov, et al.
Published: (2018-08-01)
Theory of Ternary Jitter-Based True Random Number Generators Composed of Identical Gates
by: R.Kh. Latypov, et al.
Published: (2017-06-01)
by: R.Kh. Latypov, et al.
Published: (2017-06-01)
Design of SRAM with CNFET based on ternary literal circuit
by: Kang Yaopeng, et al.
Published: (2018-03-01)
by: Kang Yaopeng, et al.
Published: (2018-03-01)
A Systematic Method to Design Efficient Ternary High Performance CNTFET-Based Logic Cells
by: Arezoo Dabaghi Zarandi, et al.
Published: (2020-01-01)
by: Arezoo Dabaghi Zarandi, et al.
Published: (2020-01-01)
Soft Ternary Semirings
by: S. Kar, et al.
Published: (2016-03-01)
by: S. Kar, et al.
Published: (2016-03-01)
Classification of Monogenic Ternary Semigroups
by: Nahid Ashrafi, et al.
Published: (2018-12-01)
by: Nahid Ashrafi, et al.
Published: (2018-12-01)
Theoretical Basis and Implementation Mechanism of the Programming Platform for Ternary Optical Computer
by: Shuang Li, et al.
Published: (2022-01-01)
by: Shuang Li, et al.
Published: (2022-01-01)
CNTFET-based digital arithmetic circuit designs in ternary logic with improved performance
by: Namineni Gireesh, et al.
Published: (2024-03-01)
by: Namineni Gireesh, et al.
Published: (2024-03-01)
Design of ternary full-adder and full-subtractor using pseudo NCNTFETs
by: SV RatanKumar, et al.
Published: (2023-12-01)
by: SV RatanKumar, et al.
Published: (2023-12-01)
Digital‐Analog Integrated Optoelectronic Memristor Based on Carbon Dot for Ternary Opto‐Electronic Logic and Sen‐Memory Applications
by: Jiaqi Xu, et al.
Published: (2025-06-01)
by: Jiaqi Xu, et al.
Published: (2025-06-01)
Energy-Efficient Buffer-Based Ternary SRAM Cell With Application to Image Processing
by: Shams Ul Haq, et al.
Published: (2025-01-01)
by: Shams Ul Haq, et al.
Published: (2025-01-01)
Demonstration of p-type stack-channel ternary logic device using scalable DNTT patterning process
by: Yongsu Lee, et al.
Published: (2023-03-01)
by: Yongsu Lee, et al.
Published: (2023-03-01)
Ternary Associativity and Ternary Lie Algebras at Cube Roots of Unity
by: Viktor Abramov
Published: (2024-10-01)
by: Viktor Abramov
Published: (2024-10-01)
Proposition pour un archétype urbain logico-géographique : l’association « logique trichotomique -logique ternaire antagoniste » et son intérêt géographique
by: Henri Reymond, et al.
Published: (2018-07-01)
by: Henri Reymond, et al.
Published: (2018-07-01)
Design implementations of ternary logic systems: A critical review
by: Furqan Zahoor, et al.
Published: (2024-09-01)
by: Furqan Zahoor, et al.
Published: (2024-09-01)
Unsupervised Learning in a Ternary SNN Using STDP
by: Abhinav Gupta, et al.
Published: (2024-01-01)
by: Abhinav Gupta, et al.
Published: (2024-01-01)
Similar Items
-
Analog models for ternary combinational logic elements
by: Semenov, Andrey Andreevich, et al.
Published: (2024-12-01) -
Two Efficient Ternary Adder Designs Based On CNFET Technology
by: Masoud Mahjoubi, et al.
Published: (2021-06-01) -
Ternary Full Adder Designs Employing Unary Operators and Ternary Multiplexers
by: Ramzi A. Jaber, et al.
Published: (2023-05-01) -
Ternary Toward Binary: Circuit-Level Implementation of Ternary Logic Using Depletion-Mode and Conventional MOSFETs
by: Hyundong Lee, et al.
Published: (2025-01-01) -
New ternary decoders using hybrid memristor-MOS logic
by: Ramesh Kumar, et al.
Published: (2025-06-01)
