Performance Analysis of a Scalable Algorithm for 3D Linear Transforms on Supercomputer with Intel Processors/Co-Processors

Practical realizations of 3D forward/inverse separable discrete transforms, such as Fourier transform, cosine/sine transform, etc. are frequently the principal limiters that prevent many practical applications from scaling to a large number of processors. Existing approaches, which are based primari...

Full description

Bibliographic Details
Published in:	Cybernetics and Information Technologies
Main Author:	Lirkov Ivan
Format:	Article
Language:	English
Published:	Sciendo 2020-12-01
Subjects:	3d linear transforms parallel implementation intel processors/ co-processors
Online Access:	https://doi.org/10.2478/cait-2020-0064

Similar Items

Application of Graphene Silicone Grease in heat dissipation for the Intel Core i5 Processor
by: Phuong Thi Mai, et al.
Published: (2019-08-01)

Enhancing Solar Convection Analysis With Multi‐Core Processors and GPUs
by: Arash Heidari, et al.
Published: (2025-01-01)

Specialized processors and algorithms for computing standard functions
by: Turdimatov Mamirjon, et al.
Published: (2023-01-01)

Programmable SCOW Mesh Silicon Photonic Processor for Linear Unitary Operator
by: Liangjun Lu, et al.
Published: (2019-09-01)

Simulations between Three Types of Networks of Splicing Processors
by: José Ramón Sánchez Couso, et al.
Published: (2021-06-01)

Parallel performance model for network processors and the characteristics of multithread stalls
by: SHI Xiang-quan, et al.
Published: (2007-01-01)

Parallel performance model for network processors and the characteristics of multithread stalls
by: SHI Xiang-quan, et al.
Published: (2007-01-01)

Teaching computer architecture by designing and simulating processors from their bits and bytes
by: Mustafa Doğan, et al.
Published: (2024-02-01)

Design of the distributed Cache for reconfigurable array processor
by: Jiang Lin, et al.
Published: (2018-12-01)

FPGA-based prototyping of IEEE 802.11a base band processor
by: Dramićanin Dejan M., et al.
Published: (2004-01-01)

Risk of misidentifying the role of the controller and processor and its consequences for the organization
by: Radosław Mieszała
Published: (2024-09-01)

Energy Efficient Dual Issue Embedded Processor
by: Hanni Lozano, et al.
Published: (2016-01-01)

An Algorithm to Enhance Cache Efficiency in Multi-core Processors
by: Ali Ghaffari, et al.
Published: (2024-02-01)

Simulations between Network Topologies in Networks of Evolutionary Processors
by: José Ángel Sánchez Martín, et al.
Published: (2021-08-01)

The Design of Optimized RISC Processor for Edge Artificial Intelligence Based on Custom Instruction Set Extension
by: Hyun Woo Oh, et al.
Published: (2023-01-01)

DESIGN AND IMPLEMENTATION OF A VHDL PROCESSOR FOR DCT BASED IMAGE COMPRESSION
by: Md. Shabiul Islam, et al.
Published: (2017-11-01)

Research and design of parallel architecture processor for elliptic curve cryptography
by: YANG Xiao-hui, et al.
Published: (2011-01-01)

Research and design of parallel architecture processor for elliptic curve cryptography
by: YANG Xiao-hui, et al.
Published: (2011-01-01)

An Educational RISC-V-Based 16-Bit Processor
by: Jecel Mattos de Assumpção, et al.
Published: (2024-11-01)

A Fully Automatic Instantaneous Fire Hotspot Detection Processor Based on AVHRR Imagery—A TIMELINE Thematic Processor
by: Simon Plank, et al.
Published: (2017-01-01)

Network Coding on Heterogeneous Multi-Core Processors for Wireless Sensor Networks
by: Won W. Ro, et al.
Published: (2011-08-01)

The senses perceive the meanings of graphic processors on smartphones
by: Hanan Ahmed, et al.
Published: (2024-01-01)

Median and Morphological Specialized Processors for a Real-Time Image Data Processing
by: Wiatr Kazimierz
Published: (2002-01-01)

ALGORITHM OF RATIONAL PROCESSOR ARCHITECTURE
by: N. A. Zykov, et al.
Published: (2015-01-01)

Architectural and Technological Approaches for Efficient Energy Management in Multicore Processors
by: Claudiu Buduleci, et al.
Published: (2024-03-01)

Structures of processors for calculating the instant Walsh spectrum
by: A. A. Budzko, et al.
Published: (2021-11-01)

A Simulated Annealing-based Throughput-aware Task Mapping Algorithm for Manycore Processors
by: A.R. Tajary, et al.
Published: (2022-07-01)

Applying graphics processor units to Monte Carlo dose calculation in radiation therapy
by: Bakhtiari M, et al.
Published: (2010-01-01)

Dynamic Multimedia Encryption Using a Parallel File System Based on Multi-Core Processors
by: Osama A. Khashan, et al.
Published: (2023-03-01)

Masked Implementation of Format Preserving Encryption on Low-End AVR Microcontrollers and High-End ARM Processors
by: Hyunjun Kim, et al.
Published: (2021-06-01)

Energy Efficiency Effects of Vectorization in Data Reuse Transformations for Many-Core Processors—A Case Study †
by: Abdullah Al Hasib, et al.
Published: (2017-02-01)

Multi-Functional Resource-Constrained Elliptic Curve Cryptographic Processor
by: Binh Kieu Do-Nguyen, et al.
Published: (2023-01-01)

Quasi-Shor Algorithms for Global Benchmarking of Universal Quantum Processors
by: Genting Dai, et al.
Published: (2022-12-01)

Implementation of Multi-Core Processor Based on PLASMA (most MIPS I) IP Core
by: Bojan Gruevski, et al.
Published: (2014-03-01)

Development Status and Trends of Space Processor
by: Zhigang YU, et al.
Published: (2023-03-01)

Development Status and Trends of Space Processor
by: Zhigang YU, et al.
Published: (2023-03-01)

A Parallel Architecture for the Partitioning around Medoids (PAM) Algorithm for Scalable Multi-Core Processor Implementation with Applications in Healthcare
by: Hassan Mushtaq, et al.
Published: (2018-11-01)

Word-Based Processor Structure for Montgomery Modular Multiplier Suitable for Compact IoT Edge Devices
by: Atef Ibrahim, et al.
Published: (2023-01-01)

A Low-Latency Divider Design for Embedded Processors
by: Xiaotong Wei, et al.
Published: (2022-03-01)

The performances of coffee processors and coffee market in the Republic of Serbia
by: Nuševa Daniela, et al.
Published: (2017-01-01)