A PARALLEL PIPELINED PACKET SWITCH ARCHITECTURE FOR MESH-CONNECTED MULTIPROCESSORS WITH INDEPENDENTLY ROUTED FLITS

In this paper, a packet switch architecture for mesh-connected multiprocessors based on the use of a set of in-put FIFO buffers and an output register matrix controlled by a novel distributed timing-based scheduling scheme is proposed. Simple static routing is assumed, with each packet split into a...

Full description

Bibliographic Details
Published in:	Jordanian Journal of Computers and Information Technology
Main Authors:	Jamil Al-Azzeh, Mohammed Agmal, Igor Zotov
Format:	Article
Language:	English
Published:	Scientific Research Support Fund of Jordan (SRSF) and Princess Sumaya University for Technology (PSUT) 2019-08-01
Subjects:	Multiprocessor Mesh topology Packet switching Input-queued switch FIFO-buffer Flit Pipelining Throughput
Online Access:	http://jjcit.org/Volume%2005,%20Number%2002/8-DOI%2010.5455-jjcit.71-1556375171.pdf

Similar Items

Research on packet scheduling in input-queued switches
by: XIONG Qing-xu
Published: (2005-01-01)

Research on packet scheduling in input-queued switches
by: XIONG Qing-xu
Published: (2005-01-01)

IMPROVED TESTABILITY METHOD FOR MESH-CONNECTED VLSI MULTIPROCESSORS
by: Jamil Al-Azzeh
Published: (2018-08-01)

Fetal Lung Interstitial Tumor (FLIT): Review of The Literature
by: Silvia Perin, et al.
Published: (2023-05-01)

Packet switch architecture with multiple output queueing
by: Grzegorz Danilewicz, et al.
Published: (2004-12-01)

Making programmable packet scheduling time-sensitive with a FIFO queue
by: Qianru Lv, et al.
Published: (2023-10-01)

Optimizing multiprocessor performance in real-time systems using an innovative genetic algorithm approach
by: Heba E. Hassan, et al.
Published: (2025-01-01)

Enhancing High-Speed Data Communications: Optimization of Route Controlling Network on Chip Implementation
by: P. Anuradha, et al.
Published: (2024-01-01)

A power-efficient pipeline based clock gating FIFO for a dual ported memory array
by: S. Dhanasekar, et al.
Published: (2023-04-01)

On-Board Switching for Space-Integrated-Ground Information Network: Progress and Trends
by: Hao WU, et al.
Published: (2021-06-01)

On-Board Switching for Space-Integrated-Ground Information Network: Progress and Trends
by: Hao WU, et al.
Published: (2021-06-01)

ITOC: An Improved Trie-Based Algorithm for Online Packet Classification
by: Yifei Li, et al.
Published: (2021-09-01)

Graph partition based mapping algorithm on multiprocessors for streaming applications
by: Qi TANG, et al.
Published: (2016-06-01)

Graph partition based mapping algorithm on multiprocessors for streaming applications
by: Qi TANG, et al.
Published: (2016-06-01)

Developing a Platform Using Petri Nets and GPenSIM for Simulation of Multiprocessor Scheduling Algorithms
by: Daniel Osmundsen Dirdal, et al.
Published: (2024-06-01)

Buffer with Dropping Function and Correlated Packet Lengths
by: Andrzej Chydzinski, et al.
Published: (2025-09-01)

Supporting Large Random Forests in the Pipelines of a Hardware Switch to Classify Packets at 100-Gbps Line Rate
by: Shie-Yuan Wang, et al.
Published: (2023-01-01)

Noise-Immune Labels of Residual Codes for Improving Solution Efficiency to Packet Overflow in an Optical Label-Switched Buffer
by: Kai-Sheng Chen, et al.
Published: (2021-08-01)

Front-feedback-based two-stage switch architecture
by: SHEN Zhi-jun, et al.
Published: (2011-01-01)

Front-feedback-based two-stage switch architecture
by: SHEN Zhi-jun, et al.
Published: (2011-01-01)

A Comparative Study on the Schedulability of the EDZL Scheduling Algorithm on Multiprocessors
by: Sangchul Han, et al.
Published: (2023-09-01)

Novel algorithm of maintaining packet order in two-stage switch
by: ZHANG Xiao-ning, et al.
Published: (2005-01-01)

Novel algorithm of maintaining packet order in two-stage switch
by: ZHANG Xiao-ning, et al.
Published: (2005-01-01)

SMM Clos-Network Switches under SD Algorithm
by: Janusz Kleban, et al.
Published: (2018-03-01)

Advancing Software Development for a Multiprocessor System-on-Chip
by: Stephen Bique
Published: (2007-06-01)

Cost of Stable Dimensioning in Optical Packet Ring with Uniform and Symmetric Traffic
by: B. Ušćumlić, et al.
Published: (2013-06-01)

Per Processor Spin-Based Protocols for Multiprocessor Real-Time Systems
by: Afshar, Sara, et al.
Published: (2017-07-01)

Mathematical models and algorithms for the optimal control of FIFO-queues in shared memory
Published: (2016-09-01)

An Adaptive Throughput-First Packet Scheduling Algorithm for DPDK-Based Packet Processing Systems
by: Chuanhong Li, et al.
Published: (2021-03-01)

A Versatile Resilience Packet Ring Protocol Model for Homogeneous Networks
by: Tayyeba Minhas, et al.
Published: (2023-04-01)

Three Processor Allocation Approaches towards EDF Scheduling for Performance Asymmetric Multiprocessors
by: Peng Wu, et al.
Published: (2023-04-01)

Optimised distributed sensor system for covid protocol monitoring using multiprocessor architecture
by: S. Venkatraman, et al.
Published: (2023-02-01)

Optimal memory time Cache partitioning in chip-multiprocessors
by: Hao LI, et al.
Published: (2012-04-01)

Optimal memory time Cache partitioning in chip-multiprocessors
by: Hao LI, et al.
Published: (2012-04-01)

Migration in Hardware Transactional Memory on Asymmetric Multiprocessor
by: Zivojin Sustran, et al.
Published: (2021-01-01)

Performance evaluation of the multiple output queueing switch with different buffer arrangements strategy
by: Grzegorz Danilewicz, et al.
Published: (2006-09-01)

Features of development and analysis of the simulation model of a multiprocessor computer system
by: O. M. Brekhov, et al.
Published: (2017-07-01)

A MIXED INTEGER LINEAR PROGRAMMING MODEL FOR REAL-TIME TASK SCHEDULING IN MULTIPROCESSOR COMPUTER SYSTEM
by: Samuel Adeboyo Oluwadare, et al.
Published: (2012-04-01)

DESIGN OF AN ARRAYED WAVEGUIDE GRATINGS BASED OPTICAL PACKET SWITCH
by: VAIBHAV SHUKLA, et al.
Published: (2016-12-01)

DA+BMAC: Distance-Aware Bidirectional Medium Access Control for Mesh Wireless Network-on-Chip
by: Mohd Shahrizal Rusli, et al.
Published: (2025-01-01)