Designing RISC-V Instruction Set Extensions for Artificial Neural Networks: An LLVM Compiler-Driven Perspective

The demand for Artificial Intelligence (AI) based solutions is exponentially increasing in all application fields, including low-power devices on the edge. However, due to their limited computational capabilities, these devices, which run Central Processing Units (CPUs) tailored to embedded applicat...

Full description

Bibliographic Details
Published in:	IEEE Access
Main Authors:	Karthikeyan Kalyanasundaram Balasubramanian, Mirco Di Salvo, Walter Rocchia, Sergio Decherchi, Marco Crepaldi
Format:	Article
Language:	English
Published:	IEEE 2024-01-01
Subjects:	RISC-V AI RISC-V custom instructions extensions LLVM instruction set architecture hardware-software co-design
Online Access:	https://ieeexplore.ieee.org/document/10501937/

Similar Items

Audio Denoising Coprocessor Based on RISC-V Custom Instruction Set Extension
by: Jun Yuan, et al.
Published: (2022-06-01)

LLVM RISC-V RV32X Graphics Extension Support and Characteristics Analysis of Graphics Programs
by: Peng Wang, et al.
Published: (2023-01-01)

NLU-V: A Family of Instruction Set Extensions for Efficient Symmetric Cryptography on RISC-V
by: Hakan Uzuner, et al.
Published: (2024-02-01)

Case Study: Optimization Methods With TVM Hybrid-OP on RISC-V Packed SIMD
by: Meng-Shiun Yu, et al.
Published: (2024-01-01)

Design and verification of AES cryptographic acceleration engine based on RISC-V
by: Zhang Xiaolei, et al.
Published: (2023-02-01)

Bratter: An Instruction Set Extension for Forward Control-Flow Integrity in RISC-V
by: Seonghwan Park, et al.
Published: (2022-02-01)

Special Instruction Set Processor for Convolutional Neural Network Based on RISC-V
by: LIAO Hansong, WU Zhaohui, LI Bin
Published: (2021-07-01)

Symmetric Cryptography on RISC-V: Performance Evaluation of Standardized Algorithms
by: Görkem Nişancı, et al.
Published: (2022-08-01)

Design and Implementation of RISC-Ⅴ Extended Ⅰnstruction Set Supporting FPGA Dynamic Reconfiguration
by: ZHOU Xuanjin, CAI Gang, HUANG Zhihong
Published: (2025-05-01)

Design of an ASIC Vector Engine for a RISC-V Architecture
by: Miguel Bucio-Macías, et al.
Published: (2025-08-01)

A Survey on RISC-V-Based Machine Learning Ecosystem
by: Stavros Kalapothas, et al.
Published: (2023-01-01)

An Educational RISC-V-Based 16-Bit Processor
by: Jecel Mattos de Assumpção, et al.
Published: (2024-11-01)

Design and Optimization of LLVM Compiler for Domestic High Performance Accelerator
by: SONG Qiang, TANG Junlong, CHEN Zhaoyun, SHI Yang, TAN Qixuan, XIAO Ziyang, ZOU Wanghui
Published: (2024-04-01)

Real-Time RISC-V-Based CAN-FD Bus Diagnosis Tool
by: Cosmin-Andrei Popovici, et al.
Published: (2023-01-01)

Hardware Trojan Dataset of RISC-V and Web3 Generated with ChatGPT-4
by: Victor Takashi Hayashi, et al.
Published: (2024-06-01)

Building an obfuscation compiler based on LLVM infrastructure
by: V. P. Korchagin, et al.
Published: (2018-10-01)

Real-Time Optimization of RISC-V Processors Based on Branch Prediction and Division Data Dependency
by: Zhiwei Jin, et al.
Published: (2025-01-01)

Hardware Software Co-Design for Multi-Threaded Computation on RISC-V-Based Multicore System
by: Binh Kieu-do-Nguyen, et al.
Published: (2024-01-01)

Design of Ultra-Low-Power RISC-V Dedicated Processor for IToF Sensor
by: HUANG Zhengwei, LIU Hongwei, XU Yuan
Published: (2022-09-01)

Research and Design of Embedded RISC-V Out-of-Order Execution Processor
by: LI Yuqian, JIAO Jiye, LIU Youyao, HAO Zhenhe
Published: (2021-02-01)

Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
by: Hyunjae Park, et al.
Published: (2025-01-01)

Low-Power Magnetic Displacement Sensor Based on RISC-V Embedded System
by: Tao Sun, et al.
Published: (2024-06-01)

Efficient Prefetch and Issue Scheduling Approaches for Simultaneous Multithreading Applied to Superscalar RISC-V Processor
by: Hananya Ribo, et al.
Published: (2025-01-01)

FAC-V: An FPGA-Based AES Coprocessor for RISC-V
by: Tiago Gomes, et al.
Published: (2022-09-01)

Accelerating NTT with RISC-V Vector Extension for Fully Homomorphic Encryption
by: Tiago B. Rodrigues, et al.
Published: (2025-09-01)

Optimised Extension of an Ultra-Low-Power RISC-V Processor to Support Lightweight Neural Network Models
by: Qiankun Liu, et al.
Published: (2025-04-01)

Profile-guided optimisation for indirect branches in a binary translator
by: Jyun-Siang Huang, et al.
Published: (2022-12-01)

Dynamic compilation of JavaScript programs to the statically typed LLVM intermediate representation
by: V. . Vardanyan, et al.
Published: (2018-10-01)

Multi-channel photoplethysmographic wave monitoring system based RISC-V
by: Yue Wentao, et al.
Published: (2023-03-01)

Hardware Acceleration of Crystals-Kyber in Low-Complexity Embedded Systems With RISC-V Instruction Set Extensions
by: Carlos Gewehr, et al.
Published: (2024-01-01)

IXIAM: ISA EXtension for Integrated Accelerator Management
by: Biagio Peccerillo, et al.
Published: (2023-01-01)

Implementing Obfuscating Transformations in the LLVM Compiler Infrastructure
by: Victor Ivannikov, et al.
Published: (2018-10-01)

A Custom RISC-V Based SOC Chip for Commodity Barcode Identification
by: Sijie Lin, et al.
Published: (2024-01-01)

TOXOS: Spinning Up Nonlinearity in On-Vehicle Inference with a RISC-V CORDIC Coprocessor
by: Luigi Giuffrida, et al.
Published: (2025-10-01)

P-CORE: Exploring RISC-V Packed-SIMD Extension for CNNs
by: Muhammad Ali, et al.
Published: (2025-01-01)

CORDIC Hardware Acceleration Using DMA-Based ISA Extension
by: Erez Manor, et al.
Published: (2022-01-01)

Optimized Software Implementation of Keccak, Kyber, and Dilithium on RV{32,64}IM{B}{V}
by: Jipeng Zhang, et al.
Published: (2024-12-01)

A buffer overflow detection and defense method based on RISC-V instruction set extension
by: Chang Liu, et al.
Published: (2023-09-01)

Spike-RISC: Algorithm/ISA Co-Optimization for Efficient SNNs on RISC-V
by: Ipek Akdeniz, et al.
Published: (2025-01-01)

Another Evidence to not Employ Customized Masked Hardware
by: Felix Uhle, et al.
Published: (2024-09-01)