Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
Existing methods for clock domain crossing (CDC) design were used directly in a system-on-chip (SoC),which result in high design and verification complexity.To solve this problem,a design method was proposed.It separated CDC design completely from functional design and transmits all the CDC signals...
| Published in: | Tongxin xuebao |
|---|---|
| Main Authors: | , , , , , |
| Format: | Article |
| Language: | Chinese |
| Published: |
Editorial Department of Journal on Communications
2012-11-01
|
| Subjects: | |
| Online Access: | http://www.joconline.com.cn/zh/article/doi/10.3969/j.issn.1000-436x.2012.11.019/ |
Search Result 1
Method for reducing the complexity of clock domain crossing design and its verification in system-on-chips
Published in Tongxin xuebao
(2012-11-01)
Get full text
Article